

TC1792

32-Bit Single-Chip Microcontroller

TriCore

32bit

Microcontrollers



Never stop thinking

Edition 2008-04

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2008 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

TC1792

32-Bit Single-Chip Microcontroller

TriCore

Microcontrollers



Never stop thinking

TC1792 Data Sheet
Advance Information

Revision History: 2008-04

V0.4

Previous Version: V0.3

Page	Subjects (major changes since last revision)
1-7	Design step AB: added in synopsis.
2-9, 2-10	Figure corrected.
2-12	NC pin list corrected.
2-30	VSS pin list corrected.
3-71	Figure corrected.
3-74	Design step AB: RTID value provided.
4-80	The description of the inactive device current improved
4-99	The description of the power-up sequence improved
4-106	BFCLKO clock, duty cycle description extended.
4-117	MLI timing, maximum operating frequency limit extended, t31 added.
5-121	Design step AB: additional package added
5-123	Data Flash size and consequently the EEPROM emulation data corrected.
5-124	Example of temperature profile corrected.

TriCore® is a trademark of Infineon Technologies AG.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Table of Contents

1	Summary of Features	5
2	General Device Information	8
2.1	Block Diagram	8
2.2	Logic Symbol	9
2.3	Pin Configuration	10
2.4	Pad Driver and Input Classes Overview	11
2.5	Pin Definitions and Functions	12
2.6	Pull-Up/Pull-Down Behavior of the Pins	30
3	Functional Description	31
3.1	System Architecture and On-Chip Bus Systems	31
3.2	On-Chip Memories	32
3.3	Architectural Address Map	34
3.4	Memory Protection System	35
3.5	External Bus Unit	36
3.6	Peripheral Control Processor	37
3.7	DMA Controller and Memory Checker	39
3.8	Interrupt System	41
3.9	Asynchronous/Synchronous Serial Interfaces (ASC0, ASC1)	43
3.10	High-Speed Synchronous Serial Interfaces (SSC0, SSC1)	45
3.11	Micro Second Bus Interface MSC0	47
3.12	MultiCAN Controller (CAN)	49
3.13	Micro Link Serial Bus Interface (MLI0, MLI1)	51
3.14	General Purpose Timer Array	54
3.14.1	Functionality of GPTA0/GPTA1	55
3.15	Analog-to-Digital Converter (ADC0, ADC1)	57
3.16	Fast Analog-to-Digital Converter Unit (FADC)	59
3.17	System Timer	61
3.18	Watchdog Timer	63
3.19	System Control Unit	64
3.20	Boot Options	64
3.21	Power Management System	67
3.22	On-Chip Debug Support	68
3.23	Clock Generation and PLL	70
3.24	Power Supply	73
3.25	Identification Register Values	74
4	Electrical Parameters	76
4.1	General Parameters	76
4.1.1	Parameter Interpretation	76
4.1.2	Pad Driver and Pad Classes Summary	77

Advance Information

Table of Contents

4.1.3	Absolute Maximum Ratings	78
4.1.4	Operating Conditions	79
4.2	DC Parameters	82
4.2.1	Input/Output Pins	82
4.2.2	Analog to Digital Converters (ADC0/ADC1)	85
4.2.3	Fast Analog to Digital Converter (FADC)	91
4.2.4	Oscillator Pins	95
4.2.5	Temperature Sensor	95
4.2.6	Power Supply Current	96
4.3	AC Parameters	97
4.3.1	Testing Waveforms	97
4.3.2	Output Rise/Fall Times	98
4.3.3	Power Sequencing	99
4.3.4	Power, Pad and Reset Timing	101
4.3.5	Phase Locked Loop (PLL)	103
4.3.6	BFCLKO Output Clock Timing	106
4.3.7	Debug Trace Timing	108
4.3.8	JTAG Interface Timing	109
4.3.9	EBU Demultiplexed Timing	111
4.3.9.1	Demultiplexed Read Timing	112
4.3.9.2	Demultiplexed Write Timing	113
4.3.10	EBU Burst Mode Read Timing	114
4.3.11	EBU Arbitration Signal Timing	116
4.3.12	Peripheral Timings	117
4.3.12.1	Micro Link Interface (MLI) Timing	117
4.3.12.2	Micro Second Channel (MSC) Interface Timing	119
4.3.12.3	Synchronous Serial Channel (SSC) Master Mode Timing	120
5	Package and Reliability	121
5.1	Package Parameters (P-BGA-416-4)	121
5.2	Package Outline	122
5.3	Flash Memory Parameters	123
5.4	Quality Declarations	124

1 Summary of Features

- High-performance 32-bit super-scalar TriCore V1.3 CPU with 4-stage pipeline
 - Superior real-time performance
 - Strong bit handling
 - Fully integrated DSP capabilities
 - Single precision Floating Point Unit (FPU)
 - 130 MHz operation at full temperature range
- 32-bit Peripheral Control Processor with single cycle instruction (PCP2)
 - 8 KByte Parameter Memory (PRAM)
 - 16 KByte Code Memory (CMEM)
- Multiple on-chip memories
 - 2 MByte Program Flash Memory (PFLASH) with ECC
 - 64 KByte Data Flash Memory (DFLASH) for EEPROM emulation
 - 96 KByte Data Memory (LDRAM, SRAM, SBRAM)
 - 24 KByte Code Scratchpad Memory (SPRAM)
 - 16 KByte Instruction Cache (ICACHE)
 - 16 KByte BootROM (BROM)
- 16-Channel DMA Controller
- 32-bit External Bus Interface Unit (EBU) with
 - 75 dedicated address/data bus, clock, and control lines
 - Synchronous burst Flash access capability
- Sophisticated interrupt system with 2×255 hardware priority arbitration levels serviced by CPU or PCP2
- High performing on-chip bus structure
 - Two 64-bit Local Memory Buses between EBU, Flash and Data Memory
 - 32-bit System Peripheral Bus (SPB) for on-chip peripheral and functional units
 - 32-bit Remote Peripheral Bus (RPB) for high-speed on-chip peripheral units
 - Two bus bridges (LFI Bridge, DMA Controller)
- Peripheral Control Processor with single cycle instruction (PCP2)
 - 8 KByte Parameter Memory (PRAM)
 - 16 KByte Code Memory (CMEM)
- Versatile On-chip Peripheral Units
 - Two Asynchronous/Synchronous Serial Channels (ASC) with baud rate generator, parity, framing and overrun error detection
 - Two High-Speed Synchronous Serial Channels (SSC) with programmable data length and shift direction

Advance Information**Summary of Features**

- One serial Micro Second Bus interfaces (MSC) for serial port expansion to external power devices
- Two High-Speed Micro Link interfaces (MLI) for serial inter-processor communication
- One MultiCAN Module with three CAN nodes and 96 free assignable message objects for high efficiency data handling via FIFO buffering and gateway data transfer (one CAN node supports TTCAN functionality)
- Two General Purpose Timer Array Modules (GPTA) providing a powerful set of digital signal filtering and timer functionality to realize autonomous and complex Input/Output management
- Two 16-channel Analog-to-Digital Converter units (ADC) with selectable 8-bit, 10-bit, or 12-bit resolution
- One 4-channel Fast Analog-to-Digital Converter unit (FADC) with concatenated comb filters for hardware data reduction: supporting 10-bit resolution, min. conversion time of 280ns
- 44 analog input lines for ADC and FADC
- 123 digital general purpose I/O lines, 4 input lines
- Digital I/O ports with 3.3 V capability
- On-chip debug support for OCDS Level 1 and 2 (CPU, PCP3, DMA)
- Dedicated Emulation Device chip for multi-core debugging, tracing, and calibration via USB V1.1 interface available (TC1796ED)
- Power Management System
- Clock Generation Unit with PLL
- Core supply voltage of 1.5 V
- I/O voltage of 3.3 V
- Full automotive temperature range: -40° to +125°C
- P-BGA-416-4 package

Ordering Information

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- The derivative itself, i.e. its function set, the temperature range, and the supply voltage
- The package and the type of delivery.

For the available ordering codes for the TC1792 please refer to the “**Product Catalog Microcontrollers**”, which summarizes all available microcontroller variants.

This document describes the derivatives of the device. The **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

For simplicity all versions are referred to by the term **TC1792** throughout this document.

Table 1 TC1792 Derivative Synopsis

Derivative	Ambient Temperature Range
SAK-TC1792-256F130E ¹⁾	$T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

1) This Data Sheet is valid for devices of design steps AA and AB.

2 General Device Information

2.1 Block Diagram




Figure 1 TC1792 Block Diagram

2.2 Logic Symbol




Figure 2 TC1792 Logic Symbol

2.3 Pin Configuration

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
A	N.C.	P2.9	P2.13	P2.15	P0.14	P0.5	P0.2	P0.1	P0.0	P3.14	P3.5	P3.1	P5.1	P5.2	P5.7	SO N1	FCL P1A	V _{DDR3}	P9.0	P9.3	P10.0	NMI	HD RST	BY PASS	V _{DDP}	V _{SS}	A
B	P2.6	P2.7	P2.10	P2.14	P0.9	P0.6	P0.4	P0.3	P3.15	P3.6	P3.3	P3.0	P5.0	P5.3	P5.6	SO P1A	FCL N1	V _{DDR3}	P9.1	P9.2	P10.1	PO RST	TEST MODE	V _{DDP}	V _{SS}	V _{DD}	B
C	P2.5	P2.8	P2.11	P2.12	P0.12	P0.10	P0.8	P0.7	P3.7	P3.10	P3.9	P3.4	P3.2	P5.5	P5.4	SO P0A	FCL NO	FCL P0A	P9.6	P9.8	P10.2	N.C.	V _{DDP}	V _{SS}	V _{DD}	BRK IN	C
D	P2.4	P2.3	P2.2	P0.15	P0.13	P0.11	V _{DDP}	V _{SS}	V _{DD}	P3.8	P3.12	P3.13	P3.11	V _{DDP}	V _{SS}	V _{DD}	SO NO	P9.4	P9.5	P9.7	P10.3	V _{DDP}	V _{SS}	V _{DD}	TDO	BRK OUT	D
E	F6.12	P6.11	P6.6	P6.9																			V _{DD}	TCK	TDI	V _{DD} OSC3	E
F	F6.14	P6.10	P6.4	P6.8																			TRST	TMS	V _{SS} OSC	V _{DD} OSC	F
G	F6.15	P6.13	P6.7	P6.5																			N.C.	TST RES	XTAL 2	XTAL 1	G
H	P8.1	P8.0	N.C.	V _{DD}																			V _{DD} DEBU	V _{DD} DEBU	V _{DD} DEBU	V _{DD} DEBU	H
J	P8.4	P8.3	P8.2	V _{SS}																			A5	A0	A1	A2	J
K	P8.7	P8.5	P8.6	V _{DDP}																			A9	A6	A3	A4	K
L	P1.15	P1.14	P1.13	P1.11																			V _{SS}	A13	A7	A8	L
M	P1.10	P1.9	P1.8	P1.5																			V _{DD} DEBU	A12	A11	A10	M
N	P1.3	P1.7	P1.6	P1.4																			A15	A16	A17	A14	N
P	P1.2	P1.1	P1.0	P1.12																			V _{DD}	A19	A20	A18	P
R	V _{DD} SERAM	P7.1	P7.0	V _{DD}																			V _{SS}	A21	A23	A22	R
T	P7.6	P7.5	P7.4	V _{SS}																			V _{DD} DEBU	D1	D3	D0	T
U	AN23	P7.7	P7.3	P7.2																			D6	D9	D5	D2	U
V	AN22	AN21	AN19	AN16																			V _{DD}	D13	D8	D4	V
W	AN20	AN17	AN13	V _{DDM}																			V _{SS}	D16	D12	D7	W
Y	AN18	AN14	AN10	V _{SSM}																			V _{DD} DEBU	D18	D14	D10	Y
AA	AN15	AN11	AN5	AN2																			D19	D22	D17	D11	AA
AB	AN12	AN9	AN3	AN7																			V _{DD}	D21	D20	D15	AB
AC	AN8	AN4	AN32	AN38	AN42	V _{AGND1}	AN26	AN24	V _{DDAF}	V _{SS}	V _{DD}	P4.4	P4.8	P4.12	SLSO 1	V _{DDP}	V _{SS}	V _{DD} DEBU	V _{SS}	V _{DD}	N.C.	V _{DD} DEBU	V _{SS}	D28	D25	D23	AC
AD	AN6	AN1	AN34	AN40	AN35	V _{AREF1}	AN27	AN25	V _{SSAF}	P4.0	P4.2	P4.5	P4.11	P4.15	SLSI0	V _{DDP}	BC1	HLD A	CS3	CS2	CS1	BREQ	N.C.	D31	D27	D24	AD
AE	AN0	AN33	AN36	AN41	V _{AREF0}	AN28	AN30	V _{FAGND}	V _{DDMF}	P4.1	P4.3	P4.7	P4.13	SLSO 0	MRST 0	V _{DDP}	BC0	BC3	CS COMB	WAIT	CS0	N.C.	N.C.	D30	D29	D26	AE
AF	N.C.	AN37	AN39	AN43	V _{AGND0}	AN29	AN31	V _{FAREF}	V _{SSMF}	P4.6	P4.9	P4.10	P4.14	SCLK 0	MTSR 0	V _{DDP}	HOLD	BC2	MR/W	RD	RD/WR	ADV	BAA	BF CLKI	BF CLK0	N.C.	AF
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	

MCA05584_mod

Figure 3 TC1792 Pinning for P-BGA-416-4 Package (Top view)

2.4 Pad Driver and Input Classes Overview

The TC1792 provides different types and classes of input and output lines. For understanding of the abbreviations in [Table 2](#) starting at the next page, [Table 10](#) gives an overview on the pad type and class types.

2.5 Pin Definitions and Functions

Table 2 Pin Definitions and Functions

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
External Bus Interface Lines (EBU)					
D[31:0]		I/O	B1	V_{DDEBU}	EBU Data Bus Lines The EBU Data Bus lines D[31:0] serve as external data bus.
D0	T26	I/O			Data bus line 0
D1	T24	I/O			Data bus line 1
D2	U26	I/O			Data bus line 2
D3	T25	I/O			Data bus line 3
D4	V26	I/O			Data bus line 4
D5	U25	I/O			Data bus line 5
D6	U23	I/O			Data bus line 6
D7	W26	I/O			Data bus line 7
D8	V25	I/O			Data bus line 8
D9	U24	I/O			Data bus line 9
D10	Y26	I/O			Data bus line 10
D11	AA26	I/O			Data bus line 11
D12	W25	I/O			Data bus line 12
D13	V24	I/O			Data bus line 13
D14	Y25	I/O			Data bus line 14
D15	AB26	I/O			Data bus line 15
D16	W24	I/O			Data bus line 16
D17	AA25	I/O			Data bus line 17
D18	Y24	I/O			Data bus line 18
D19	AA23	I/O			Data bus line 19
D20	AB25	I/O			Data bus line 20
D21	AB24	I/O			Data bus line 21
D22	AA24	I/O			Data bus line 22
D23	AC26	I/O			Data bus line 23
D24	AD26	I/O			Data bus line 24
D25	AC25	I/O			Data bus line 25
D26	AE26	I/O			Data bus line 26
D27	AD25	I/O			Data bus line 27
D28	AC24	I/O			Data bus line 28
D29	AE25	I/O			Data bus line 29
D30	AE24	I/O			Data bus line 30
D31	AD24	I/O			Data bus line 31

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
A[23:0]		O	B1	V_{DDEBU}	EBU Address Bus Lines A[23:0] The EBU Address Bus Lines serve as external address bus.
A0	J24	O			Address bus line 0
A1	J25	O			Address bus line 1
A2	J26	O			Address bus line 2
A3	K25	O			Address bus line 3
A4	K26	O			Address bus line 4
A5	J23	O			Address bus line 5
A6	K24	O			Address bus line 6
A7	L25	O			Address bus line 7
A8	L26	O			Address bus line 8
A9	K23	O			Address bus line 9
A10	M26	O			Address bus line 10
A11	M25	O			Address bus line 11
A12	M24	O			Address bus line 12
A13	L24	O			Address bus line 13
A14	N26	O			Address bus line 14
A15	N23	O			Address bus line 15
A16	N24	O			Address bus line 16
A17	N25	O			Address bus line 17
A18	P26	O			Address bus line 18
A19	P24	O			Address bus line 19
A20	P25	O			Address bus line 20
A21	R24	O			Address bus line 21
A22	R26	O			Address bus line 22
A23	R25	O			Address bus line 23
CS0	AE21	O	B1	V_{DDEBU}	Chip Select Output Lines Chip select output line 0
CS1	AD21	O			Chip select output line 1
CS2	AD20	O			Chip select output line 2
CS3	AD19	O			Chip select output line 3
CSCOMB	AE19	O	B1	V_{DDEBU}	Combined Chip Select Output Used for Global Select / Emulator Memory Region/Emulator Overlay Memory

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
BFCLKO	AF25	O	B2	V_{DDEBU}	Burst Mode Flash Clock Output (non-differential)
BFCLKI	AF24	I	B1		Burst Mode Flash Clock Input (feedback clock)
\overline{RD}	AF20	O	B1		Read Control Line
$\overline{RD}/\overline{WR}$	AF21	O	B1		Write Control Line
\overline{ADV}	AF22	O	B1		Address Valid Output
$\overline{BC0}$	AE17	O	B1		Byte Control Lines Byte control line 0
$\overline{BC1}$	AD17	O			Byte control line 1
$\overline{BC2}$	AF18	O			Byte control line 2
$\overline{BC3}$	AE18	O			Byte control line 3
$\overline{MR}/\overline{W}$	AF19	O	B1		Motorola-style Read/Write Control Signal
\overline{WAIT}	AE20	I	B1		Wait Input for inserting Wait-States
\overline{BAA}	AF23	O	B1		Burst Address Advance Output
\overline{HOLD}	AF17	I	B1		Hold Request Input
\overline{HLDA}	AD18	O	B1		Hold Acknowledge Output
\overline{BREQ}	AD22	O	B1	Bus Request Output	

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
Parallel Ports					
P0		I/O	A1	V_{DDP}	Port 0 Port 0 is a 16-bit bidirectional general purpose I/O port. Port 0 I/O line 0 Port 0 I/O line 1 Port 0 I/O line 2 Port 0 I/O line 3 Port 0 I/O line 4 Port 0 I/O line 5 Port 0 I/O line 6 Port 0 I/O line 7 Port 0 I/O line 8 Port 0 I/O line 9 Port 0 I/O line 10 Port 0 I/O line 11 Port 0 I/O line 12 Port 0 I/O line 13 Port 0 I/O line 14 Port 0 I/O line 15 The states of the Port 0 pins are latched into the software configuration input register SCU_SCILR at the rising edge of $\overline{\text{HDRST}}$. Therefore, Port 0 pins can be used for operating mode selections by software.
P0.0	A9	I/O			
P0.1	A8	I/O			
P0.2	A7	I/O			
P0.3	B8	I/O			
P0.4	B7	I/O			
P0.5	A6	I/O			
P0.6	B6	I/O			
P0.7	C8	I/O			
P0.8	C7	I/O			
P0.9	B5	I/O			
P0.10	C6	I/O			
P0.11	D6	I/O			
P0.12	C5	I/O			
P0.13	D5	I/O			
P0.14	A5	I/O			
P0.15	D4	I/O			

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
P1		I/O	A1/A2	V_{DDP}	Port 1 Port 1 is a 16-bit bidirectional general purpose I/O port which can be alternatively used for the MLI0 interface or as external trigger input lines.
P1.0	P3	I	A1		REQ0 External trigger input 0
P1.1	P2	I	A1		REQ1 External trigger input 1
P1.2	P1	I	A1		REQ2 External trigger input 2
P1.3	N1	I	A1		REQ3 External trigger input 3
		I			TREADY0B MLI0 transmit channel ready input B
P1.4	N4	O	A2		TCLK0 MLI0 transmit channel clock output
P1.5	M4	I	A1		TREADY0A MLI0 transmit channel ready input A
P1.6	N3	O	A2		TVALID0A MLI0 transmit channel valid output A
P1.7	N2	O	A2		TDATA0 MLI0 transmit channel data output
P1.8	M3	I	A1		RCLK0A MLI0 receive channel clock input A
P1.9	M2	O	A2		RREADY0A MLI0 receive channel ready output A
P1.10	M1	I	A1		RVALID0A MLI0 receive channel valid input A
P1.11	L4	I	A1		RDATA0A MLI0 receive channel data input A
P1.12	P4	O	A2		SYSClk System clock output
P1.13	L3	I	A1		RCLK0B MLI0 receive channel clock input B
P1.14	L2	I	A1		RVALID0B MLI0 receive channel valid input B
P1.15	L1	I	A1		RDATA0B MLI0 receive channel data input B

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
P2		I/O	A1/A2	V_{DDP}	Port 2 Port 2 is a 14-bit bidirectional general purpose I/O port which can be used alternatively for the six upper SSC slave select outputs or for GPTA I/O lines.
P2.2	D3	O	A2		SLSO2 Slave select output line 2
P2.3	D2	O	A2		SLSO3 Slave select output line 3
P2.4	D1	O	A2		SLSO4 Slave select output line 4
P2.5	C1	O	A2		SLSO5 Slave select output line 5
P2.6	B1	O	A2		SLSO6 Slave select output line 6
P2.7	B2	O	A2		SLSO7 Slave select output line 7
P2.8	C2	I/O	A1		IN0 / OUT0 line of GPTA
P2.9	A2	I/O	A1		IN1 / OUT1 line of GPTA
P2.10	B3	I/O	A1		IN2 / OUT2 line of GPTA
P2.11	C3	I/O	A1		IN3 / OUT3 line of GPTA
P2.12	C4	I/O	A1		IN4 / OUT4 line of GPTA
P2.13	A3	I/O	A1		IN5 / OUT5 line of GPTA
P2.14	B4	I/O	A1		IN6 / OUT6 line of GPTA
P2.15	A4	I/O	A1		IN7 / OUT7 line of GPTA
P3		I/O	A1	V_{DDP}	Port 3 Port 3 is a 16-bit bidirectional general purpose I/O port which can be alternatively used for GPTA I/O lines.
P3.0	B12	I/O			IN8 / OUT8 line of GPTA
P3.1	A12	I/O			IN9 / OUT9 line of GPTA
P3.2	C13	I/O			IN10 / OUT10 line of GPTA
P3.3	B11	I/O			IN11 / OUT11 line of GPTA
P3.4	C12	I/O			IN12 / OUT12 line of GPTA
P3.5	A11	I/O			IN13 / OUT13 line of GPTA
P3.6	B10	I/O			IN14 / OUT14 line of GPTA
P3.7	C9	I/O			IN15 / OUT15 line of GPTA
P3.8	D10	I/O			IN16 / OUT16 line of GPTA
P3.9	C11	I/O			IN17 / OUT17 line of GPTA
P3.10	C10	I/O			IN18 / OUT18 line of GPTA
P3.11	D13	I/O			IN19 / OUT19 line of GPTA
P3.12	D11	I/O			IN20 / OUT20 line of GPTA
P3.13	D12	I/O			IN21 / OUT21 line of GPTA
P3.14	A10	I/O			IN22 / OUT22 line of GPTA
P3.15	B9	I/O			IN23 / OUT23 line of GPTA

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
P4		I/O	A1/A2	V_{DDP}	Port 4 Port 4 is a 16-bit bidirectional general purpose I/O port which can be alternatively used for GPTA I/O lines.
P4.0	AD10	I/O	A2 ¹⁾		IN24 / OUT24 line of GPTA
P4.1	AE10	I/O	A2 ¹⁾		IN25 / OUT25 line of GPTA
P4.2	AD11	I/O	A2 ¹⁾		IN26 / OUT26 line of GPTA
P4.3	AE11	I/O	A2 ¹⁾		IN27 / OUT27 line of GPTA
P4.4	AC12	I/O	A2 ¹⁾		IN28 / OUT28 line of GPTA
P4.5	AD12	I/O	A2 ¹⁾		IN29 / OUT29 line of GPTA
P4.6	AF10	I/O	A2 ¹⁾		IN30 / OUT30 line of GPTA
P4.7	AE12	I/O	A2 ¹⁾		IN31 / OUT31 line of GPTA
P4.8	AC13	I/O	A1		IN32 / OUT32 line of GPTA
P4.9	AF11	I/O	A1		IN33 / OUT33 line of GPTA
P4.10	AF12	I/O	A1		IN34 / OUT34 line of GPTA
P4.11	AD13	I/O	A1		IN35 / OUT35 line of GPTA
P4.12	AC14	I/O	A1		IN36 / OUT36 line of GPTA
P4.13	AE13	I/O	A1		IN37 / OUT37 line of GPTA
P4.14	AF13	I/O	A1		IN38 / OUT38 line of GPTA
P4.15	AD14	I/O	A1		IN39 / OUT39 line of GPTA

¹⁾ In order to minimize noise coupling to the on-chip A/D converters, it is recommended to use these pins as less as possible in strong driver mode.

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
P5		I/O	A2	V_{DDP}	Port 5 Port 5 is an 8-bit bidirectional general purpose I/O port which can be alternatively used for ASC0/1 or MSC0/1 lines.
P5.0	B13	I/O			RXD0A ASC0 receiver input/output A
P5.1	A13	O			TXD0A ASC0 transmitter output A
P5.2	A14	I/O			RXD1A ASC1 receiver input/output A
P5.3	B14	O			TXD1A ASC1 transmitter output A P5.3 is latched with the rising edge of \overline{PORST} if BYPASS = 1 and stored in inverted state as bit OSC_CON.MOSC.
P5.4	C15	O			EN00 MSC0 device select output 0
		O			RREADY0B MLI0 receive channel ready output B
P5.5	C14	I			SDI0 MSC0 serial data input
P5.6	B15	O			TVALID0B MLI0 transmit channel valid output B
P5.7	A15	I			-

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
P6		I/O	A2	V_{DDP}	Port 6 Port 6 is a 12-bit bidirectional general purpose I/O port which can be alternatively used for SSC1, ASC0/1, and CAN I/O lines.
P6.4	F3	O I			MTSR1 SSC1 master transmit output / SSC1 slave receive input
P6.5	G4	I O			MRST1 SSC1 master receive input / SSC1 slave transmit output
P6.6	E3	I/O			SCLK1 SSC1 clock input/output
P6.7	G3	I			SLSI1 SSC1 slave select input
P6.8	F4	I I/O			RXDCAN0 CAN node 0 receiver input RXD0B ASC0 receiver input/output B
P6.9	E4	O			TXDCAN0 CAN node 0 transmitter output TXD0B ASC0 transmitter output B
P6.10	F2	I I/O			RXDCAN1 CAN node 1 receiver input RXD1B ASC1 receiver in/out B
P6.11	E2	O			TXDCAN1 CAN node 1 transmitter output TXD1B ASC1 transmitter output B
P6.12	E1	I			-
P6.13	G2	O			-
P6.14	F1	I			RXDCAN3 CAN node 3 receiver input
P6.15	G1	O			TXDCAN3 CAN node 3 transmitter output

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
P7		I/O	A1	V_{DDP}	Port 7 Port 7 is an 8-bit bidirectional general purpose I/O port which can be alternatively used as external trigger input lines and for ADC0/1 external multiplexer control.
P7.0	R3	I			REQ4 External trigger input 4
P7.1	R2	I			REQ5 External trigger input 5
		O			AD0EMUX2 ADC0 external multiplexer control output 2
P7.2	U4	O			AD0EMUX0 ADC0 external multiplexer control output 0
P7.3	U3	O			AD0EMUX1 ADC0 external multiplexer control output 1
P7.4	T3	I			REQ6 External trigger input 6
P7.5	T2	I			REQ7 External trigger input 7
P7.6	T1	O			AD1EMUX0 ADC1 external multiplexer control output 0
P7.7	U2	O			AD1EMUX1 ADC1 external multiplexer control output 1

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
P8		I/O	A1/A2	V_{DDP}	Port 8 Port 8 is an 8-bit bidirectional general purpose I/O port which can be alternatively used for the MLI1 interface or as GPTA I/O lines.
P8.0	H2	O	A2		TCLK1 MLI1 transmit channel clock output
P8.1	H1	I/O	A2 A1		IN40 / OUT40 I/O line of GPTA TREADY1A MLI1 transmit channel ready input A
P8.2	J3	I/O	A1 A2		IN41 / OUT41 I/O line of GPTA TVALID1A MLI1 transmit channel valid output A
P8.3	J2	I/O	A2 A2		IN42 / OUT42 I/O line of GPTA TDATA1 MLI1 transmit channel data output A
P8.4	J1	I/O	A2 A1		IN43 / OUT43 I/O line of GPTA RCLK1A MLI1 receive channel clock input A
P8.5	K2	I/O	A1 A2		IN44 / OUT44 I/O line of GPTA RREADY1A MLI1 receive channel ready output A
P8.6	K3	I/O	A2 A1		IN45 / OUT45 I/O line of GPTA RVALID1A MLI1 receive channel valid input A
P8.7	K1	I/O	A1 A1		IN46 / OUT46 I/O line of GPTA RDATA1A MLI1 receive channel data input A
		I/O	A1		IN47 / OUT47 I/O line of GPTA

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
P9		I/O	A2	V_{DDP}	Port 9 Port 9 is a 9-bit bidirectional general purpose I/O port which can be alternatively used as GPTA or MSC0/1 I/O lines.
P9.0	A19	I/O			IN48 / OUT48 I/O line of GPTA
P9.1	B19	I/O			IN49 / OUT49 I/O line of GPTA
P9.2	B20	I/O			IN50 / OUT50 I/O line of GPTA
P9.3	A20	I/O			IN51 / OUT51 I/O line of GPTA
P9.4	D18	I/O			IN52 / OUT52 I/O line of GPTA
		O			EN03 MSC0 device select output 3
P9.5	D19	I/O			IN53 / OUT53 I/O line of GPTA
		O			EN02 MSC0 device select output 2
P9.6	C19	I/O			IN54 / OUT54 I/O line of GPTA
		O			EN01 MSC0 device select output 1
P9.7	D20	I/O			IN55 / OUT55 I/O line of GPTA
		O			SOP0B MSC0 serial data output
P9.8	C20	O			FCLP0B MSC0 clock output
P10		I	A1	V_{DDP}	Hardware Configuration Inputs / Port 10 These inputs are boot mode (hardware configuration) control inputs. They are latched with the rising edge of $\overline{\text{HDRST}}$. Port 10 input line 0 / HWCFG0 Port 10 input line 1 / HWCFG1 Port 10 input line 2 / HWCFG2 Port 10 input line 3 / HWCFG3 After reset ($\overline{\text{HDRST}} = 1$) the state of the Port 10 input pins may be modified from the reset configuration state. Their actual state can be read via software (P10_IN register). During normal operation input HWCFG1 serves as emergency shut-off control input for certain I/O lines (e.g. GPTA related outputs).
P10.0	A21	I			
P10.1	B21	I			
P10.2	C21	I			
P10.3	D21	I			

Dedicated Peripheral I/Os

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
SLSO0	AE14	O	A2	V_{DDP}	SSC0 Slave Select Output Line 0
SLSO1	AC15	O			SSC0 Slave Select Output Line 1
MTSR0	AF15	O I			SSC0 Master Transmit Output / SSC0 Slave Receive Input
MRST0	AE15	I O			SSC0 Master Receive Input / SSC0 Slave Transmit Output
SCLK0	AF14	I/O			SSC0 Clock Input/Output
SLSI0	AD15	I			SSC0 Slave Select Input

MSC Outputs

FCLP0A	C18	O	C	V_{DDP}	LVDS MSC Clock and Data Outputs¹⁾ MSC0 differential driver clock output positive A
FCLN0	C17	O			MSC0 differential driver clock output negative
SOP0A	C16	O			MSC0 differential driver serial data output positive A
SON0	D17	O			MSC0 differential driver serial data output negative
FCLP1A	A17	O			reserved
FCLN1	B17	O			reserved
SOP1A	B16	O			reserved
SON1	A16	O			reserved

1) In case of a power-fail condition (one or more power supply voltages drop below the specified voltage range), an undefined output driving level may occur at these pins.

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
Analog Inputs					
AN[43:0]		I	D	–	ADC Analog Input Port The ADC Analog Input Port provides 44 analog input lines for the A/D converters ADC0, ADC1, and FADC.
AN0	AE1	I			Analog input 0
AN1	AD2	I			Analog input 1
AN2	AA4	I			Analog input 2
AN3	AB3	I			Analog input 3
AN4	AC2	I			Analog input 4
AN5	AA3	I			Analog input 5
AN6	AD1	I			Analog input 6
AN7	AB4	I			Analog input 7
AN8	AC1	I			Analog input 8
AN9	AB2	I			Analog input 9
AN10	Y3	I			Analog input 10
AN11	AA2	I			Analog input 11
AN12	AB1	I			Analog input 12
AN13	W3	I			Analog input 13
AN14	Y2	I			Analog input 14
AN15	AA1	I			Analog input 15
AN16	V4	I			Analog input 16
AN17	W2	I			Analog input 17
AN18	Y1	I			Analog input 18
AN19	V3	I			Analog input 19
AN20	W1	I			Analog input 20
AN21	V2	I			Analog input 21
AN22	V1	I			Analog input 22
AN23	U1	I			Analog input 23
AN24	AC8	I			Analog input 24
AN25	AD8	I			Analog input 25
AN26	AC7	I			Analog input 26
AN27	AD7	I			Analog input 27
AN28	AE6	I			Analog input 28
AN29	AF6	I			Analog input 29
AN30	AE7	I			Analog input 30
AN31	AF7	I			Analog input 31

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions	
AN32	AC3	I	D	–	ADC Analog Input Port (cont'd) Analog input 32	
AN33	AE2	I				Analog input 33
AN34	AD3	I				Analog input 34
AN35	AD5	I				Analog input 35
AN36	AE3	I				Analog input 36
AN37	AF2	I				Analog input 37
AN38	AC4	I				Analog input 38
AN39	AF3	I				Analog input 39
AN40	AD4	I				Analog input 40
AN41	AE4	I				Analog input 41
AN42	AC5	I				Analog input 42
AN43	AF4	I				Analog input 43
TR[15:0]		O				A3
TR0	U12	O	Trace output line 0			
TR1	T12	O	Trace output line 1			
TR2	U11	O	Trace output line 2			
TR3	T11	O	Trace output line 3			
TR4	U10	O	Trace output line 4			
TR5	R12	O	Trace output line 5			
TR6	R10	O	Trace output line 4			
TR7	R11	O	Trace output line 7			
TR8	M11	O	Trace output line 8			
TR9	M10	O	Trace output line 9			
TR10	L11	O	Trace output line 10			
TR11	L10	O	Trace output line 11			
TR12	K10	O	Trace output line 12			
TR13	K11	O	Trace output line 13			
TR14	L12	O	Trace output line 14			
TR15	K12	O	Trace output line 17			
TRCLK	T10	O	A4		Trace Clock for OCDS Level 2 Debug Trace Lines¹⁾ (located on a center ball)	

1) In case of a power-fail condition (one or more power supply voltages drop below the specified voltage range), an undefined output driving level may occur at these pins.

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
System I/O					
TRST	F23	I	A2	V_{DDP}	JTAG Module Reset/Enable Input³⁾
TCK	E24	I	A2		JTAG Module Clock Input³⁾
TDI	E25	I	A1		JTAG Module Serial Data Input
TDO	D25	O	A2		JTAG Module Serial Data Output
TMS	F24	I	A1		JTAG Module State Machine Control Input
BRKIN	C26	I/O	A3		OCDS Break Input (Alternate Output)³⁾
BRKOUT	D26	I/O	A3		OCDS Break Output (Alternate Input)³⁾
NMI	A22	I	– ¹⁾		Non-Maskable Interrupt Input
HDRST	A23	I/O	A2 ²⁾		Hardware Reset Input / Reset Indication Output
PORST	B22	I	– ¹⁾		Power-on Reset Input
BYPASS	A24	I	A1		PLL Bypass Select Input This input has to be held stable between to power-on resets. With $\overline{\text{BYPASS}} = 1$ the spike filters in the $\overline{\text{HDRST}}$, $\overline{\text{PORST}}$, and $\overline{\text{NMI}}$ inputs are switched off.
TEST MODE	B23	I	– ⁴⁾		Test Mode Select Input For normal operation of the TC1792, this pin should be connected to high level.
TSTRES	G24	I	– ⁴⁾		Test Reset Input For normal operation of the TC1792, this pin should be connected to low level.
XTAL1 XTAL2	G26 G25	I O	n.a.	V_{DD}	Oscillator/PLL/Clock Generator Input/Output Pins³⁾

1) Input pad with input spike-filter.

2) Open drain pad with input spike-filter.

3) In case of a power-fail condition (one or more power supply voltages drop below the specified voltage range), an undefined output driving level may occur at these pins even if they are input-only pins.

4) Input pad, test function only, without input spike-filter.

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
N.C.	A1 C22 G23 H3 AF1 AF26 AC21 AD23 AE22 AE23	–	–	–	Not Connected These pins are reserved for future extension and should not be connected externally.

Power Supplies

V_{DDM}	W4	–	–	–	ADC0/1 Analog Part Power Supply (3.3V)
V_{SSM}	Y4	–	–	–	ADC0/1 Analog Part Ground for V_{DDM}
V_{DDMF}	AE9	–	–	–	FADC Analog Part Power Supply (3.3V)
V_{SSMF}	AF9	–	–	–	FADC Analog Part Ground for V_{DDAF}
V_{DDAF}	AC9	–	–	–	FADC Analog Part Log. Pow. Sup. (1.5V)
V_{SSAF}	AD9	–	–	–	FADC Analog Part Log Ground for V_{DDAF}
V_{AREF0}	AE5	–	–	–	ADC0 Reference Voltage
V_{AGND0}	AF5	–	–	–	ADC0 Reference Ground
V_{AREF1}	AD6	–	–	–	ADC1 Reference Voltage
V_{AGND1}	AC6	–	–	–	ADC1 Reference Ground
V_{FAREF}	AF8	–	–	–	FADC Reference Voltage
V_{FAGND}	AE8	–	–	–	FADC Reference Ground
$V_{DDOSC}^{1)}$	F26	–	–	–	Main Oscillator Power Supply (1.5V)
V_{DDOSC3}	E26	–	–	–	Main Oscillator Power Supply (3.3V)
$V_{SSOSC}^{1)}$	F25	–	–	–	Main Oscillator Ground
V_{DDFL3}	A18 B18	–	–	–	Power Supply for Flash (3.3V)
V_{DDSRAM}	R1	–	–	–	Power Supply for Stand-by SRAM (1.5V)

Advance Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pins	I/O	Pad Class	Power Supply	Functions
V_{DDEBU}	H23 H24 H25 H26 M23 T23 Y23 AC18 AC22	–	–	–	EBU Power Supply (2.3 - 3.3V)
V_{DD}	B26 C25 D9 D16 D24 E23 H4 P23 R4 V23 AB23 AC11 AC20	–	–	–	Core Power Supply (1.5V)
V_{DDP}	A25 B24 C23 D7 D14 D22 K4 AC16 AD16 AE16 AF16	–	–	–	Port Power Supply (3.3V) (also for OCDS)
V_{SS}	See Table 3	–	–	–	Ground 15 V_{SS} lines are located at outer balls. 47 V_{SS} lines are located at center balls.

1) Not bonded externally in the TC1792. An option for bonding them in future steps and products is kept open.

Table 3 V_{SS} Balls

V_{SS} Outer Balls	V_{SS} Center Balls
A26, B25, C24, D8, D15, D23, J4, L23, R23, T4, W23, AC10, AC17, AC19, AC23	K[17:13], L[17:13], M[17:12], N[17:10], P[17:10], R[17:13], T[17:13], U[17:13]

2.6 Pull-Up/Pull-Down Behavior of the Pins

Table 4 List of Pull-Up/Pull-Down Reset Behavior of the Pins

Pins	$\overline{\text{PORST}} = 0$	$\overline{\text{PORST}} = 1$
$\overline{\text{TSTRES}}$, $\overline{\text{TDI}}$, $\overline{\text{TMS}}$, $\overline{\text{TESTMODE}}$, $\overline{\text{BRKOUT}}$, $\overline{\text{BRKIN}}$, all GPIOs, $\overline{\text{RD}}$, $\overline{\text{RD/WR}}$, $\overline{\text{ADV}}$, $\overline{\text{BC}[3:0]}$, $\overline{\text{MR/W}}$, $\overline{\text{WAIT}}$, $\overline{\text{BAA}}$, $\overline{\text{HOLD}}$, $\overline{\text{HLDA}}$, $\overline{\text{BREQ}}$, $\overline{\text{D}[31:0]}$, $\overline{\text{A}[23,0]}$, $\overline{\text{CS}[3:0]}$, $\overline{\text{CSCOMB}}$	Weak pull-up device active	
$\overline{\text{NMI}}$, $\overline{\text{PORST}}$	Weak pull-down device active	
$\overline{\text{BYPASS}}$, $\overline{\text{SLSO0}}$, $\overline{\text{SLSO1}}$, $\overline{\text{MTRS0}}$, $\overline{\text{MRST0}}$, $\overline{\text{SCLK0}}$, $\overline{\text{SLSI0}}$, $\overline{\text{TDO}}$, $\overline{\text{BFCLKI}}$	Weak pull-up device active	High-impedance
$\overline{\text{BFCLKO}}$	Weak pull-up device active	Push-pull driver active
$\overline{\text{HDRST}}$	Open-drain device drives 0 (strong pull-down)	Weak pull-up device active Open-drain device active
$\overline{\text{TRST}}$, $\overline{\text{TCK}}$	High-impedance	Weak pull-down device active

3 Functional Description

3.1 System Architecture and On-Chip Bus Systems

The TC1792 has four independent on-chip buses (see also TC1792 block diagram on [Page 8](#)):

- Program Local Memory Bus (PLMB)
- Data Local Memory Bus (DLMB)
- System Peripheral Bus (SPB)
- Remote Peripheral Bus (RPB)

The two LMB Buses (Program Local Memory Bus PLMB and Data Local Memory Bus DLMB) connect the TriCore CPU to its local resources for data and instruction fetches. The PLMB/DLMB Buses are synchronous and pipelined buses with variable block size transfer support. The protocol supports 8-, 16-, 32-, and 64-bit single transactions and variable length 64-bit block transfers.

The System Peripheral Bus (SPB) is accessible by the CPU via the LFI Bridge. The LFI Bridge is a bi-directional bus bridge between the DLMB and the SPB. It supports all transactions types of both buses, DLMB Bus and FPI Bus. It handles address translation and transaction type translation between the two buses. The LFI Bridge further supports the pipelining of both connected buses. Therefore, no additional delay is created except for bus protocol conversions.

The Remote Peripheral Bus (RPB) connects the peripherals with high data rates (SSC, ADC, FADC) with the Dual-port memory (DPRAM) in the DMI, relieving the SPB and the PLMB/DLMB Buses from these data transfers. The RPB is controlled by a bus switch which is located in the DMA controller.

The two LMB Buses are running at CPU clock speed (clock rate of f_{CPU}) while SPB and RPB are running at system clock speed (clock rate of f_{SYS}). Note that f_{SYS} can be equal to f_{CPU} or half the f_{CPU} frequency.

3.2 On-Chip Memories

As shown in the TC1792 block diagram on [Page 8](#), some of the TC1792 units provide on-chip memories that are used as program or data memory.

- Program memory in PMU and PMI
 - 2 MByte on-chip Program Flash (PFLASH)
 - 16 KByte Boot ROM (BROM)
 - 24 KByte Scratch-Pad RAM (SPRAM)
 - 16 KByte Instruction Cache (ICACHE)
- Data memory in DMU, PMU and DMI
 - 64 KByte Local Data RAM (LDRAM)
 - 16 KByte Data Memory (SRAM)
 - 16 KByte data memory (SBRAM) for standby operation during power-down
 - 64 KByte on-chip Data Flash (DFLASH)
- Memory of the PCP2
 - 16 KByte Code Memory (CMEM) with parity protection
 - 8 KByte Parameter Memory (PRAM) with parity protection
- On-chip SRAMs with parity error detection

Features of the Program Flash

- 2 MByte on-chip program Flash memory
- Usable for instruction code execution or constant data storage
- 256-byte wide program interface
 - 256 bytes are programmed into PFLASH page in one step/command
- 256-bit read interface
 - Transfer from PFLASH to CPU/PMI by four 64-bit single-cycle burst transfers
- Dynamic correction of single-bit errors during read access
- Detection of double bit errors
- Fixed sector architecture
 - Eight 16 KByte, one 128 KByte, one 256 KByte, and three 512 KByte sectors
 - Each sector separately erasable
 - Each sector separately write-protectable
- Configurable read protection for complete PFLASH with sophisticated read access supervision, combined with write protection for complete PFLASH (protection against “Trojan horse” software)
- Configurable write protection for each sector
 - Each sector separately write-protectable
 - With capability to be re-programmed
 - With capability to be locked forever (OTP)
- Password mechanism for temporarily disable write or read protection
- On-chip programming voltage generation
- PFLASH is delivered in erased state (read all zeros)
- JEDEC standard based command sequences for PFLASH control

Advance Information**Functional Description**

- Write state machine controls programming and erase operations
- Status and error reporting by status flags and interrupt
- Margin check for detection of problematic PFLASH bits

Features of the Data Flash

- 64 KByte on-chip data Flash memory, organized in two 32 KByte banks
- Usable for data storage with EEPROM functionality
- 128 Byte program interface
 - 128 bytes are programmed into one DFLASH page by one step/command
- 64-bit read interface (no burst transfers)
- Dynamic correction of single-bit errors during read access
- Detection of double bit errors
- Fixed sector architecture
 - Two 32 KByte banks/sectors
 - Each sector separately erasable
- Configurable read protection (combined with write protection) for complete DFLASH together with PFLASH read protection
- Password mechanism to temporarily disable write and read protection
- Erasing/programming of one bank possible while reading data from the other bank
- Programming of one bank possible while erasing the other bank
- On-chip generation of programming voltage
- DFLASH is delivered in erased state (read all zeros)
- JEDEC-standard based command sequences for DFLASH control
 - Write state machine controls programming and erase operations
 - Status and error reporting by status flags and interrupt
- Margin check for detection of problematic DFLASH bits

3.3 Architectural Address Map

Table 5 shows the overall architectural address map as defined for the TriCore and implemented in TC1792.

Table 5 TC1792 Architectural Address Map

Segment	Contents	Size	Description
0-7	Global	8 × 256 MByte	Reserved (MMU space), cached
8	Global Memory	256 MByte	EBU (246 MByte), PMU with PFLASH, DFLASH, BROM, memory reserved for Emulation, cached
9	Global Memory	256 MByte	FPI space; cached
10	Global Memory	256 MByte	EBU (246 MByte), PMU with PFLASH, DFLASH, BROM, memory reserved for Emulation, non-cached
11	Global Memory	256 MByte	FPI space; non-cached
12	Local LMB Memory	256 MByte	DMU, bottom 4 MByte visible from FPI Bus in segment 14, cached
13	DMI	64 MByte	Local Data Memory RAM, non-cached
	PMI	64 MByte	Local Code Memory RAM, non-cached
	EXTPER	96 MByte	External Peripheral Space, non-cached
	EXTEMU	16 MByte	External Emulator Range, non-cached
	BOOTROM	16 MByte	Boot ROM space, BROM mirror; non-cached
14	EXTPER	128 MByte	External Peripheral Space non-speculative, no execution, non-cached
	CPU[0 ..15] image region	16 × 8 MByte	Non-speculative, no execution, non-cached
15	LMBPER CSFRs INTPER	256 MByte	CSFRs of CPUs[0 ..15]; LMB & Internal Peripheral Space; non-speculative, no execution, non-cached

3.4 Memory Protection System

The TC1792 memory protection system specifies the addressable range and read/write permissions of memory segments available to the currently executing task. The memory protection system controls the position and range of addressable segments in memory. It also controls the kinds of read and write operations allowed within addressable memory segments. Any illegal memory access is detected by the memory protection hardware, which then invokes the appropriate Trap Service Routine (TSR) to handle the error. Thus, the memory protection system protects critical system functions against both software and hardware errors. The memory protection hardware can also generate signals to the Debug Unit to facilitate tracing illegal memory accesses.

There are two Memory Protection Register Sets in the TC1792, numbered 0 and 1, which specify memory protection ranges and permissions for code and data. The PSW.PRS bit field determines which of these is the set currently in use by the CPU. Because the TC1792 uses a Harvard-style memory architecture, each Memory Protection Register Set is broken down into a Data Protection Register Set and a Code Protection Register Set. Each Data Protection Register Set can specify up to four address ranges to receive particular protection modes. Each Code Protection Register Set can specify up to two address ranges to receive particular protection modes.

Each of the Data Protection Register Sets and Code Protection Register Sets determines the range and protection modes for a separate memory area. Each contains register pairs which determine the address range (the Data Segment Protection Registers and Code Segment Protection Registers) and one register (Data Protection Mode Register) which determines the memory access modes which apply to the specified range.

3.5 External Bus Unit

The External Bus Unit (EBU) of the TC1792 is the units that controls the transactions between external memories or peripheral units with the internal memories and peripheral units. The EBU is a part of the PMU and communicates with CPU and PMI via the Program Local Memory Bus. This configuration allows to get fast access times especially when using external burst FLASH memory devices.




Figure 4 EBU Block Diagram

The following features are supported by the EBU:

- 64-bit internal Program Local Memory Bus (PLMB) interface
- 32-bit external demultiplexed bus interface
 - Asynchronous read/write accesses support Intel-style and Motorola-style interface signals
 - Synchronous burst FLASH memory read
 - Five programmable regions associated each to one chip select output
 - Flexibly programmable access parameters for each chip select region
 - Little-endian and Big-endian support
 - Programmable wait state control

Advance Information
Functional Description

- Scalable external bus frequency
 - Derived from PLMB frequency (f_{CPU}) divided by 1, 2, 3, or 4
 - Max. $f_{\text{CPU}}/2 = 65$ MHz
- Data buffering supported
 - Code prefetch buffer
 - Read/write buffer
- External bus arbitration control capability for the EBU bus
- Automatic self-configuration on boot from external memory

3.6 Peripheral Control Processor

The Peripheral Control Processor (PCP2) in the TC1792 performs tasks that would normally be performed by the combination of a DMA controller and its supporting CPU interrupt service routines in a traditional computer system. It could easily be considered as the host processor's first line of defence as an interrupt-handling engine. The PCP2 can off-load the CPU from having to service time-critical interrupts. This provides many benefits, including:

- Avoiding large interrupt-driven task context-switching latencies in the host processor
- Reducing the cost of interrupts in terms of processor register and memory overhead
- Improving the responsiveness of interrupt service routines to data-capture and data-transfer operations
- Easing the implementation of multitasking operating systems.

The PCP2 has an architecture that efficiently supports DMA-type transactions to and from arbitrary devices and memory addresses within the TC1792 and also has reasonable stand-alone computational capabilities.

The PCP2 in the TC1792 contains an improved version of the TC1775's PCP with the following enhancements:

- Optimized context switching
- Support for nested interrupts
- Enhanced instruction set
- Enhanced instruction execution speed
- Enhanced interrupt queueing

The PCP2 is made up of several modular blocks as follows (see [Figure 5](#)):

- PCP2 Processor Core
- Code Memory (CMEM)
- Parameter Memory (PRAM)
- PCP2 Interrupt Control Unit (PICU)
- PCP2 Service Request Nodes (PSRN)
- System bus interface to the Flexible Peripheral Interface (FPI Bus)




Figure 5 PCP2 Block Diagram

Table 6 PCP2 Instruction Set Overview

Instruction Group	Description
DMA primitives	Efficient DMA channel implementation
Load/Store	Transfer data between PRAM or FPI memory and the general purpose registers, as well as move or exchange values between registers
Arithmetic	Add, subtract, compare and complement
Divide/Multiply	Divide and multiply
Logical	And, Or, Exclusive Or, Negate
Shift	Shift right or left, rotate right or left, prioritize
Bit Manipulation	Set, clear, insert and test bits
Flow Control	Jump conditionally, jump long, exit
Miscellaneous	No operation, Debug

3.7 DMA Controller and Memory Checker

The Direct Memory Access (DMA) Controller of the TC1792 transfers data from data source locations to data destination locations without intervention of the CPU or other on-chip devices. One data move operation is controlled by one DMA channel. Sixteen DMA channels are provided in two independent DMA Sub-Blocks with eight DMA channels each. The Bus Switch provides the connection of two DMA Sub-Blocks to the two FPI Bus interfaces and an MLI bus interface. In the TC1792, the FPI Bus interfaces are connected to System Peripheral Bus and the Remote Peripheral Bus. The third specific bus interface provides a connection to Micro Link Interface modules (two MLI modules in the TC1792) and other DMA-related devices (Memory Checker module in the TC1792). **Figure 6** shows the implementation details and interconnections of the DMA module.




Figure 6 DMA Controller Block Diagram

Features

- 16 independent DMA channels
 - 8 DMA channels in each DMA Sub-Block
 - Up to 8 selectable request inputs per DMA channel
 - 2-level programmable priority of DMA channels within a DMA Sub-Block
 - Software and hardware DMA request
 - Hardware requests by selected on-chip peripherals and external inputs
- Programmable priority of the DMA Sub-Blocks on the bus interfaces
- Buffer capability for move actions on the buses (at least 1 move per bus is buffered).
- Individually programmable operation modes for each DMA channel
 - Single mode: stops and disables DMA channel after a predefined number of DMA transfers
 - Continuous mode: DMA channel remains enabled after a predefined number of DMA transfers; DMA transaction can be repeated.
 - Programmable address modification
- Full 32-bit addressing capability of each DMA channel
 - 4 GByte address range
 - Support of circular buffer addressing mode
- Programmable data width of DMA transfer/transaction: 8-bit, 16-bit, or 32-bit
- Micro Link bus interface support
- Register set for each DMA channel
 - Source and destination address register
 - Channel control and status register
 - Transfer count register
- Flexible interrupt generation (the service request node logic for the MLI channels is also implemented in the DMA module)
- All buses connected to the DMA module must work at the same frequency.
- Read/write requests of the System Bus Side to the Remote Peripherals are bridged to the Remote Peripheral Bus (only the DMA is master on the RPB)

Memory Checker

The Memory Checker Module (MEMCHK) makes it possible to check the data consistency of memories. Any SPB bus master may access the memory checker. Preferable the DMA controller does it as described hereafter. It uses 8-bit, 16-bit, or 32-bit DMA moves to read from the selected address area and to write the value read in a memory checker input register. With each write operation to the memory checker input register, a polynomial checksum calculation is triggered and the result of the calculation is stored in the memory checker result register.

The memory checker uses the standard Ethernet polynomial, which is given by:

$$G^{32} = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$$

Note: Although the polynomial above is used for generation, the generation algorithm differs from the one that is used by the Ethernet protocol.

3.8 Interrupt System

The TC1792 interrupt system provides a flexible and time-efficient means for processing interrupts. An interrupt request can be serviced either by the CPU or by the Peripheral Control Processor (PCP). These units are called “Service Providers”. Interrupt requests are called “Service Requests” rather than “Interrupt Requests” in this document because they can be serviced by either of the Service Providers.

Each peripheral in the TC1792 can generate service requests. Additionally, the Bus Control Units, the Debug Unit, the PCP, and even the CPU itself can generate service requests to either of the two Service Providers.

As shown in [Figure 7](#), each TC1792 unit that can generate service requests is connected to one or more Service Request Nodes (SRN). Each SRN contains a Service Request Control Register. Two arbitration buses connect the SRNs with two Interrupt Control Units, which handle interrupt arbitration among competing interrupt service requests, as follows:

- The Interrupt Control Unit (ICU) arbitrates service requests for the CPU and administers the CPU Interrupt Arbitration Bus.
- The Peripheral Interrupt Control Unit (PICU) arbitrates service requests for the PCP2 and administers the PCP2 Interrupt Arbitration Bus.

The PCP2 can make service requests directly to itself (via the PICU), or it can make service requests to the CPU. The Debug Unit can generate service requests to the PCP2 or the CPU. The CPU can make service requests directly to itself (via the ICU), or it can make service requests to the PCP. The CPU Service Request Nodes are activated through software.

Depending on the selected system clock frequency f_{SYS} , the number of f_{SYS} clock cycles per arbitration cycle must be selected as follows:

- $f_{SYS} < 60\text{MHz}$: ICR.CONECYC = 1 and PCP_ICR.CONECYC = 1
- $f_{SYS} > 60\text{MHz}$: ICR.CONECYC = 0 and PCP_ICR.CONECYC = 0




Figure 7 Block Diagram of the TC1792 Interrupt System

3.9 Asynchronous/Synchronous Serial Interfaces (ASC0, ASC1)

Figure 8 shows a global view of the functional blocks and interfaces of the two Asynchronous/Synchronous Serial Interfaces ASC0 and ASC1.




Figure 8 Block Diagram of the ASC Interfaces

The Asynchronous/Synchronous Serial Interfaces provide serial communication between the TC1792 and other microcontrollers, microprocessors, or external peripherals.

The ASC supports full-duplex asynchronous communication and half-duplex synchronous communication. In Synchronous Mode, data is transmitted or received synchronous to a shift clock which is generated by the ASC internally. In Asynchronous

Advance Information

Functional Description

Mode, 8-bit or 9-bit data transfer, parity generation, and the number of stop bits can be selected. Parity, framing, and overrun error detection are provided to increase the reliability of data transfers. Transmission and reception of data are double-buffered. For multiprocessor communication, a mechanism is included to distinguish address bytes from data bytes. Testing is supported by a loop-back option. A 13-bit baud rate generator provides the ASC with a separate serial clock signal which can be very accurately adjusted by a prescaler implemented as a fractional divider.

Each ASC module, ASC0 and ASC1, communicates with the external world via two I/O lines. The RXD line is the receive data input signal (in Synchronous Mode also output). TXD is the transmit output signal. In the TC1792, the two I/O lines of each ASC can be alternatively switched to different pairs of GPIO lines.

Clock control, address decoding, and interrupt service request control are managed outside the ASC module kernel.

Features

- Full-duplex asynchronous operating modes
 - 8-bit or 9-bit data frames, LSB first
 - Parity bit generation/checking
 - One or two stop bits
 - Baud rate from 4.06 MBit/s to 0.97 Bit/s (@ 65 MHz clock)
 - Multiprocessor mode for automatic address/data byte detection
 - Loop-back capability
- Half-duplex 8-bit synchronous operating mode
 - Baud rate from 8.13 MBit/s to 661 Bit/s (@ 65 MHz clock)
- Double buffered transmitter/receiver
- Interrupt generation
 - On a transmit buffer empty condition
 - On a transmit last bit of a frame condition
 - On a receive buffer full condition
 - On an error condition (frame, parity, overrun error)

3.10 High-Speed Synchronous Serial Interfaces (SSC0, SSC1)

Figure 9 shows a global view of the functional blocks and interfaces of the two High-Speed Synchronous Serial interfaces SSC0 and SSC1.




Figure 9 Block Diagram of the SSC Interfaces

The SSC allows full-duplex and half-duplex serial synchronous communication up to 32.5 MBit/s (@ 65 MHz module clock) with Receive and Transmit FIFO support. (FIFO only in SSC0). The serial clock signal can be generated by the SSC itself (Master Mode)

Advance Information
Functional Description

or can be received from an external master (Slave Mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices. Transmission and reception of data is double-buffered. A shift clock generator provides the SSC with a separate serial clock signal. One slave select input is available for Slave Mode operation. Eight programmable slave select outputs (chip selects) are supported in Master Mode. The I/O lines of the SSC0 module are connected to dedicated device pins while the SSC1 module I/O lines are wired with general purpose I/O port lines.

Features

- Master and Slave Mode operation
 - Full-duplex or half-duplex operation
 - Automatic pad control possible
- Flexible data format
 - Programmable number of data bits: 2 to 16 bits
 - Programmable shift direction: LSB or MSB shift first
 - Programmable clock polarity: Idle low or high state for the shift clock
 - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- Baud rate generation from 32.5 MBit/s to 495.7 Bit/s (@ 65 MHz module clock)¹⁾
- Interrupt generation
 - On a transmitter empty condition
 - On a receiver full condition
 - On an error condition (receive, phase, baud rate, transmit error)
- Flexible SSC pin configuration
- One slave select input $\overline{\text{SLSI}}$ in slave mode
- Eight programmable slave select outputs SLSO in Master Mode
 - Automatic SLSO generation with programmable timing
 - Programmable active level and enable control
- SSC0 with 8-stage receive FIFO (RXFIFO) and 8-stage transmit FIFO (TXFIFO)
 - Independent control of RXFIFO and TXFIFO
 - 2- to 16-bit FIFO data width
 - Programmable receive/transmit interrupt trigger level
 - Receive and Transmit FIFO filling level indication
 - Overrun error generation
 - Underflow error generation

1) The maximum frequencies f_{CPU} (and $f_{\text{SYS}} = f_{\text{CPU}}/2$) depend on the derivative used. See [Table 1](#).

3.11 Micro Second Bus Interface MSC0

The Micro Second Channel (MSC) interfaces provides a serial communication link typically used to connect power switches or other peripheral devices. The serial communication link is build up by a fast synchronous downstream channel and a slow asynchronous upstream channel. **Figure 10** shows a global view the interface signals of the MSC interface.




Figure 10 Block Diagram of the MSC Interface

The downstream and upstream channels of the MSC module communicate with the external world via nine I/O lines. Eight output lines are required for the serial communication of the downstream channel (clock, data, and enable signals). One out of eight input lines SDI[7:0] is used as serial data input signal for the upstream channel. The source of the serial data to be transmitted by the downstream channel can be MSC register contents or data that is provided at the ALTINL/ALTINH input lines. These input lines are typically connected to other on-chip peripheral units (for example with a timer unit like the GPTA). An emergency stop input signal allows to set bits of the serial data stream to dedicated values in emergency case.

Clock control, address decoding, and interrupt service request control are managed outside the MSC module kernel. Service request outputs are able to trigger an interrupt or a DMA request.

Features

- Fast synchronous serial interface to connect power switches in particular, or other peripheral devices via serial buses
- High-speed synchronous serial transmission on downstream channel
 - Maximum serial output clock frequency: $f_{FCL} = f_{MSC}/2$
(= 32.5 MBit/s @ 65 MHz module clock)
 - Fractional clock divider for precise frequency control of serial clock f_{MSC}
 - Command, data, and passive frame types
 - Start of serial frame: Software-controlled, timer-controlled, or free-running
 - Programmable upstream data frame length (16 or 12 bits)
 - Transmission with or without SEL bit
 - Flexible chip select generation indicates status during serial frame transmission
 - Emergency stop without CPU intervention
- Low-speed asynchronous serial reception on upstream channel
 - Baud rate: f_{MSC} divided by 4, 8, 16, 32, 64, 128
 - Standard asynchronous serial frames
 - Parity error checker
 - 8-to-1 input multiplexer for SDI lines
 - Built-in spike filter on SDI lines

3.12 MultiCAN Controller (CAN)

Figure 11 shows a global view of the MultiCAN module with its functional blocks and interfaces.




Figure 11 Block Diagram of MultiCAN Module with Time-Triggered Extension

The MultiCAN module contains four independently operating CAN nodes with Full-CAN functionality that are able to exchange Data and Remote Frames via a gateway function. Transmission and reception of CAN frames is handled in accordance with CAN specification V2.0 B (active). Each CAN node can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

All four CAN nodes share a common set of message objects. Each message object can be individually allocated to one of the CAN nodes. Besides serving as a storage container for incoming and outgoing frames, message objects can be combined to build gateways between the CAN nodes or to setup a FIFO buffer.

The message objects are organized in double-chained linked lists, where each CAN node has its own list of message objects. A CAN node stores frames only into message objects that are allocated to the message object list of the CAN node, and it transmits only messages belonging to this message object list. A powerful, command-driven list controller performs all message object list operations.

MultiCAN Features

- CAN functionality conforms to CAN specification V2.0 B active for each CAN node (compliant to ISO 11898)
- Four independent CAN nodes
- 128 independent message objects (shared by the CAN nodes)
- Dedicated control registers for each CAN node
- Data transfer rate up to 1MBit/s, individually programmable for each node
- Flexible and powerful message transfer control and error handling capabilities
- Full-CAN functionality: message objects can be individually
 - Assigned to one of the four CAN nodes
 - Configured as transmit or receive object
 - Configured as message buffer with FIFO algorithm
 - Configured to handle frames with 11-bit or 29-bit identifiers
 - Provided with programmable acceptance mask register for filtering
 - Monitored via a frame counter
 - Configured for Remote Monitoring Mode
- Automatic Gateway Mode support
- 16 individually programmable interrupt nodes
- Analyzer mode for CAN bus monitoring

3.13 Micro Link Serial Bus Interface (MLI0, MLI1)

The Micro Link Interface (MLI) is a fast synchronous serial interface that allows to exchange data between microcontrollers of the 32-bit AUDO microcontroller family without intervention of a CPU or other bus masters. **Figure 12** shows how two microcontrollers are typically connected together via their MLI interfaces. The MLI operates in both microcontrollers as a bus master on the system bus.




Figure 12 Typical Micro Link Interface Connection

Features

- Synchronous serial communication between an MLI transmitter and an MLI receiver
- Different system clock speeds supported in MLI transmitter and MLI receiver due to full handshake protocol (4 lines between a transmitter and a receiver)
- Fully transparent read/write access supported (= remote programming)
- Complete address range of remote controller available
- Specific frame protocol to transfer commands, addresses and data
- Error control by parity bit
- 32-bit, 16-bit, and 8-bit data transfers
- Programmable baud rate: max.
 - MLI transmitter baud rate max. $f_{MLI}/2$ (= 32.5 MBit/s @ 65 MHz module clock)
 - MLI transmitter baud rate: max. f_{MLI}
- Multiple remote (slave) controllers supported

MLI transmitter and MLI receiver communicate with other off-chip MLI receivers and MLI transmitters via a 4-line serial I/O bus each. Several I/O lines of these I/O buses are available outside the MLI module kernel as four-line output or input buses.

Figure 13 shows a global view of the two MLI modules with its interfaces.





Figure 13 Block Diagram of the MLI Modules

3.14 General Purpose Timer Array

The GPTA provides a set of timer, compare and capture functionalities that can be flexibly combined to form signal measurement and signal generation units. They are optimized for tasks typical of engine, gearbox, and electrical motor control applications, but can also be used to generate other simple and complex signal waveforms.

The TC1792 contains two General Purpose Timer Arrays (GPTA0 and GPTA1) with identical functionality. **Figure 14** shows a global view of the GPTA modules.



MCB05910_TC1792

Figure 14 Block Diagram of the GPTA Modules

3.14.1 Functionality of GPTA0/GPTA1

Each of the General Purpose Timer Arrays (GPTA0 and GPTA1) provides a set of hardware modules required for high speed digital signal processing:

- Filter and Prescaler Cells (FPC) support input noise filtering and prescaler operation.
- Phase Discrimination Logic units (PDL) decode the direction information output by a rotation tracking system.
- Duty Cycle Measurement Cells (DCM) provide pulse-width measurement capabilities.
- A Digital Phase Locked Loop unit (PLL) generates a programmable number of GPTA module clock ticks during an input signal's period.
- Global Timer units (GT) driven by various clock sources are implemented to operate as a time base for the associated Global Timer Cells.
- Global Timer Cells (GTC) can be programmed to capture the contents of a Global Timer on an external or internal event. A GTC may be also used to control an external port pin depending on the result of an internal compare operation. GTCs can be logically concatenated to provide a common external port pin with a complex signal waveform.

The following sections summarize the specific features of the GPTA units. The clock signal f_{GPTA} is the input clock of the GPTA modules (max. 65 MHz in TC1792¹).

Clock Generation Unit

- Filter and Prescaler Cell (FPC)
 - Six independent units
 - Three basic operating modes:
Prescaler, Delayed Debounce Filter, Immediate Debounce Filter
 - Selectable input sources:
Port lines, GPTA module clock, FPC output of preceding FPC cell
 - Selectable input clocks:
GPTA module clock, prescaled GPTA module clock, DCM clock, compensated or uncompensated PLL clock.
 - $f_{\text{GPTA}}/2$ maximum input signal frequency in Filter Modes
- Phase Discriminator Logic (PDL)
 - Two independent units
 - Two operating modes (2 and 3 sensor signals)
 - $f_{\text{GPTA}}/4$ maximum input signal frequency in 2-sensor Mode, $f_{\text{GPTA}}/6$ maximum input signal frequency in 3-sensor Mode.
- Duty Cycle Measurement (DCM)
 - Four independent units
 - 0 - 100% margin and time-out handling

1) The maximum frequencies f_{CPU} (and $f_{\text{SYS}} = f_{\text{CPU}}/2$) depend on the derivative used. See [Table 1](#).

Advance Information

Functional Description

- f_{GPTA} maximum resolution
- $f_{\text{GPTA}}/2$ maximum input signal frequency
- Digital Phase Locked Loop (PLL)
 - One unit
 - Arbitrary multiplication factor between 1 and 65535
 - f_{GPTA} maximum resolution
 - $f_{\text{GPTA}}/2$ maximum input signal frequency
- Clock Distribution Unit (CDU)
 - One unit
 - Provides nine clock output signals: f_{GPTA} , divided f_{GPTA} clocks, FPC1/FPC4 outputs, DCM clock

Signal Generation Unit

- Global Timers (GT)
 - Two independent units
 - Two operating modes (Free Running Timer and Reload Timer)
 - 24-bit data width
 - f_{GPTA} maximum resolution
 - $f_{\text{GPTA}}/2$ maximum input signal frequency
- Global Timer Cell (GTC)
 - 32 units related to the Global Timers
 - Two operating modes (Capture, Compare and Capture after Compare)
 - 24-bit data width
 - f_{GPTA} maximum resolution
 - $f_{\text{GPTA}}/2$ maximum input signal frequency

Interrupt Sharing Unit

- 286 interrupt sources, generating up to 92 service requests

I/O Sharing Unit

- Interconnecting inputs and outputs from internal clocks, FPC, GTC, LTC, ports, and MSC interface.

3.15 Analog-to-Digital Converter (ADC0, ADC1)

The two ADC modules of the TC1792 are analog to digital converters with 8-bit, 10-bit, or 12-bit resolution including sample & hold functionality.




Figure 15 Block Diagram of the ADC Module

Advance Information**Functional Description**

The A/D converters operate by the method of the successive approximation. A multiplexer selects between up to 32 analog inputs that can be connected with the 16 conversion channels in each ADC module. An automatic self-calibration adjusts the ADC modules to changing temperatures or process variations.

External Clock control, address decoding, and service request (interrupt) control is managed outside the ADC module kernel. A synchronization bridge is used for synchronization of two ADC modules. External trigger conditions are controlled by an External Request Unit. This unit generates the control signals for auto-scan control (ASGT), software trigger control (SW0TR, SW0GT), the event trigger control (ETR, EGT), queue control (QTR, QGT), and timer trigger control (TTR, TGT).

Features

- 8-bit, 10-bit, 12-bit A/D conversion
- Minimum conversion times (without sample time):
 - 1.05µs @ 8-bit resolution
 - 1.25µs @ 10-bit resolution
 - 1.45µs @ 12-bit resolution
- Extended channel status information on request source
- Successive approximation conversion method
- Total Unadjusted Error (TUE) of ± 2 LSB @ 10-bit resolution
- Integrated sample & hold functionality
- Direct control of up to 16(32) analog input channels per ADC
- Dedicated control and status registers for each analog channel
- Powerful conversion request sources
- Selectable reference voltages for each channel
- Programmable sample and conversion timing schemes
- Limit checking
- Flexible ADC module service request control unit
- Synchronization of the two on-chip A/D converters
- Automatic control of external analog multiplexers
- Equidistant samples initiated by timer
- External trigger and gating inputs for conversion requests
- Power reduction and clock control feature
- On-chip die temperature sensor output voltage measurement via ADC1

3.16 Fast Analog-to-Digital Converter Unit (FADC)

The FADC module of the TC1792 basically is a 4-channel A/D converter with 10-bit resolution that operates by the method of the successive approximation.

The main FADC functional blocks shown in [Figure 16](#) are:

- The Input Stage contains the differential inputs and the programmable amplifier.
- The A/D Converter is responsible for the analog-to-digital conversion.
- The Data Reduction Unit contains programmable antialiasing and data reduction filters.
- The Channel Trigger Control block defines the trigger and gating conditions for the four FADC channels. The gating source inputs GS[7:0] and trigger source inputs TS[7:0] are connected with GPTA0 module outputs, with GPIO port lines, and external request unit outputs.
- The Channel Timers can independently trigger the conversion of each FADC channel.
- The A/D control block is responsible for the overall FADC functionality.

The FADC module is supplied by the following power supply and reference voltage lines:

- V_{DDMF}/V_{DDMF} : FADC Analog Part Power Supply (3.3V)
- V_{DDAF}/V_{DDAF} : FADC Analog Part Logic Power Supply (1.5V)
- V_{FAREF}/V_{FAGND} : FADC Reference Voltage/FADC Reference Ground




Figure 16 Block Diagram of the FADC Module

Features

- Extreme fast conversion: 21 cycles of f_{FADC} ($= 323\text{ns} @ f_{FADC} = 65\text{ MHz}^1$)
- 10-bit A/D conversion
 - Higher resolution by averaging of consecutive conversions is supported
- Successive approximation conversion method
- Four differential input channels
- Offset and gain calibration support for each channel
- Differential input amplifier with programmable gain of 1, 2, 4 and 8 for each channel
- Free-running (Channel Timers) or triggered conversion modes
- Trigger and gating control for external signals
- Built-in Channel Timers for internal triggering

1) The maximum frequencies f_{CPU} (and $f_{SYS} = f_{CPU}/2$) depend on the derivative used. See [Table 1](#).

Advance Information
Functional Description

- Channel timer request periods independently selectable for each channel
- Selectable, programmable antialiasing and data reduction filter block

3.17 System Timer

The TC1792's STM is designed for global system timing applications requiring both high precision and long range.

Features

- Free-running 56-bit counter
- All 56 bits can be read synchronously
- Different 32-bit portions of the 56-bit counter can be read synchronously
- Flexible interrupt generation based on compare match with partial STM content
- Driven by max. 65 MHz ($= f_{SYS}$, default after reset $= f_{SYS}/2$)¹⁾
- Counting starts automatically after a reset operation
- STM is reset by:
 - Watchdog reset
 - Software reset (RST_REQ.RRSTM must be set)
 - Power-on reset
- STM is not reset at a hardware reset
- STM can be halted in debug/suspend mode

The STM is an upward counter, running either at the system clock frequency f_{SYS} or at a fraction of it. In case of a power-on reset, a watchdog reset, or a software reset, the STM is reset. After one of these reset conditions, the STM is enabled and immediately starts counting up. It is not possible to affect the contents of the timer during normal operation of the TC1792. The timer registers can only be read but not written to. The STM can be optionally disabled or suspended for power-saving and debugging purposes via its clock control register. In suspend mode of the TC1792, the STM clock is stopped but all registers are still readable.

The System Timer can be read in sections from seven registers, STM_TIM0 through STM_TIM6, which select increasingly higher-order 32-bit ranges of the System Timer. These can be viewed as individual 32-bit timers, each with a different resolution and timing range. For getting a synchronous and consistent reading of the complete STM contents, a capture register (STM_CAP), is implemented. It latches the contents of the high part of the STM each time when one of the registers STM_TIM0 to STM_TIM5 is read. Thus, it holds the upper value of the timer at exactly the same time when the lower part is read. The second read operation would then read the contents of the STM_CAP to get the complete timer value.

1) The maximum frequency f_{CPU} depends on the derivative used. See [Table 1](#).

Advance Information

Functional Description

The content of the 56-bit System Timer can be compared against the content of two compare values stored in the compare registers. Interrupts can be generated on a compare match of the STM with the STM_CMP0 or STM_CMP1 registers.

The maximum clock period is $2^{56} \times f_{STM}$. At $f_{STM} = 65$ MHz, for example, the STM counts 35.16 years before overflowing. Thus, it is capable of continuously timing the entire expected product life-time of a system without overflowing.

Figure 17 shows an overview on the System Timer with the options for reading parts of STM contents.




Figure 17 General Block Diagram of the STM Module Registers

3.18 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failure. The WDT helps to abort an accidental malfunction of the TC1792 in a user-specified time period. When enabled, the WDT will cause the TC1792 system to be reset if the WDT is not serviced within a user-programmable time period. The CPU must service the WDT within this time interval to prevent the WDT from causing a TC1792 system reset. Hence, routine service of the WDT confirms that the system is functioning properly.

In addition to this standard "Watchdog" function, the WDT incorporates the EndInit feature and monitors its modifications. A system-wide line is connected to the End-of-Initialization (Endinit) feature and monitors its modifications. A system-wide line is connected to the WDT_CON0.ENDINIT bit, serving as an additional write-protection for critical registers (besides Supervisor Mode protection)

A further enhancement in the TC1792's WDT is its reset pre-warning operation. Instead of immediately resetting the device on the detection of an error (the way that standard Watchdogs do), the WDT first issues a Non-Maskable Interrupt (NMI) to the CPU before finally resetting the device at a specified time period later. This gives the CPU a chance to save system state to memory for later examination of the cause of the malfunction, an important aid in debugging.

Features

- 16-bit Watchdog counter
- Selectable input frequency: $f_{SYS}/256$ or $f_{SYS}/16384$
- 16-bit user-definable reload value for normal Watchdog operation, fixed reload value for Time-Out and Pre-warning Modes
- Incorporation of the ENDINIT bit and monitoring of its modifications
- Sophisticated password access mechanism with fixed and user-definable password fields
- Proper access always requires two write accesses. The time between the two accesses is monitored by the WDT and limited.
- Access Error Detection: Invalid password (during first access) or invalid guard bits (during second access) trigger the Watchdog reset generation.
- Overflow Error Detection: An overflow of the counter triggers the Watchdog reset generation.
- Watchdog function can be disabled; access protection and ENDINIT monitor function remain enabled.
- Double Reset Detection: If a Watchdog induced reset occurs twice without a proper access to its control register in between, a severe system malfunction is assumed and the TC1792 is held in reset until a power-on reset. This prevents the device from being periodically reset if, for instance, connection to the external memory has been lost such that even system initialization could not be performed

Advance Information**Functional Description**

- Important debugging support is provided through the reset pre-warning operation by first issuing an NMI to the CPU before finally resetting the device after a certain period of time.

3.19 System Control Unit

The System Control Unit (SCU) of the TC1792 handles several system control tasks. These system control tasks of the SCU are:

- Clock system selection and control
- Reset and boot operation control
- Power management control
- Configuration input sampling
- External Request Unit
- System clock output control
- Chip select generation for EBU
- EBU pull devices control
- On-chip SRAM Parity Control
- Pad driver temperature compensation control
- Emergency stop input control for GPTA outputs
- Die Temperature Sensor
- GPTA1 input IN0 control
- Pad Test Mode control for dedicated pins
- ODCS level 2 trace control
- NMI control
- Miscellaneous SCU control

3.20 Boot Options

The TC1792 booting schemes provide a number of different boot options for the start of code execution. [Table 7](#) shows the boot options available in the TC1792.

Advance Information
Functional Description
Table 7 TC1792 Boot Selections

BRK IN	HWCF G[3:0]	Type of Boot	BootROM Exit Jump Addr.
Normal Boot Options			
1	0000 _B	Enter bootstrap loader mode 1: Serial ASC0 boot via ASC0 pins	D400 0000 _H
	0001 _B	Enter bootstrap loader mode 2: Serial CAN boot via CAN pins	
	0010 _B	Start from internal PFLASH	A000 0000 _H
	0011 _B	Alternate boot mode (ABM): start from internal PFLASH after CRC check is correctly executed; enter a serial bootstrap loader mode ¹⁾ if CRC check fails.	As defined in ABM header or D400 0000 _H
	0100 _B	Start from external memory with EBU as master, using CS0; automatic EBU configuration ²⁾ ;	A100 0000 _H
	0101 _B	Alternate boot mode (ABM): start from external memory with CRC check and EBU as master, using $\overline{CS0}$; enter a serial bootstrap loader mode ²⁾ if CRC checks fails; automatic EBU configuration ²⁾ ;	As defined in ABM header or D400 0000 _H
	0110 _B	Start from external memory with EBU as participant, using $\overline{CS0}$; automatic EBU configuration ²⁾ ;	A100 0000 _H
	0111 _B	Alternate boot mode (ABM): start from external memory with CRC check and EBU as participant, using $\overline{CS0}$; enter a serial bootstrap loader mode ²⁾ if CRC checks fails; automatic EBU configuration ²⁾ ;	As defined in ABM header or D400 0000 _H
	1000 _B	Start from emulation memory if emulation device TC1796ED is available; in case of TC1792: Execute stop loop;	If TC1796ED: AFF0 0000 _H
	1111 _B	Enter bootstrap loader mode 3: Serial ASC0 boot via CAN pins	D400 0000 _H
Others	Reserved; execute stop loop;	–	

Debug Boot Options

Advance Information

Functional Description

Table 7 TC1792 Boot Selections (cont'd)

$\overline{\text{BRK}}$ $\overline{\text{IN}}$	HWCF G[3:0]	Type of Boot	BootROM Exit Jump Addr.
0	0000 _B	Tri-state chip	–
	1000 _B	Go to <u>external emulator space</u> with EBU as master, using $\overline{\text{CSEMU/CSCOMB}}$	DE00 0000 _H
	Others	Reserved; execute stop loop;	–

- 1) The type of the alternate bootstrap loader mode is selected by the value of the SCU_SCLIR.SWOPT[2:0] bit field, which contains the levels of the P0.[2:0] latched in with the rising edge of the $\overline{\text{HDRST}}$. For more details on ABM, see the User's Manual.
- 2) The EBU fetches the boot configuration from address offset 4 using $\overline{\text{CS0}}$.

3.21 Power Management System

The TC1792 power management system allows software to configure the various processing units so that they automatically adjust to draw the minimum necessary power for the application. There are three power management modes:

- Run Mode
- Idle Mode
- Sleep Mode

The operation of each system component in each of these states can be configured by software. The power-management modes provide flexible reduction of power consumption through a combination of techniques, including stopping the CPU clock, stopping the clocks of other system components individually, and individually clock-speed reduction of some peripheral components.

Besides these explicit software-controlled power-saving modes, in the TC1792 special attention has been paid for automatic power-saving in those operating units which are currently not required or idle. In that case they are shut off automatically until their operation is required again.

Table 8 describes the features of the power management modes.

Table 8 Power Management Mode Summary

Mode	Description
Run	The system is fully operational. All clocks and peripherals are enabled, as determined by software.
Idle	The CPU clock is disabled, waiting for a condition to return it to Run Mode. Idle Mode can be entered by software when the processor has no active tasks to perform. All peripherals remain powered and clocked. Processor memory is <u>accessible</u> to peripherals. A reset, Watchdog Timer event, a falling edge on the NMI pin, or any enabled interrupt event will return the system to Run Mode.
Sleep	The system clock signal is distributed only to those peripherals programmed to operate in Sleep Mode. The other peripheral module will be shut down by the suspend signal. Interrupts from <u>operating</u> peripherals, the Watchdog Timer, a falling edge on the NMI pin, or a reset event will return the system to Run Mode. Entering this state requires an orderly shut-down controlled by the Power Management State Machine.

In typical operation, Idle Mode and Sleep Mode may be entered and exited frequently during the run time of an application. For example, system software will typically cause the CPU to enter Idle Mode each time it has to wait for an interrupt before continuing its tasks. In Sleep Mode and Idle Mode, wake-up is performed automatically when any enabled interrupt signal is detected, or if the Watchdog Timer signals the CPU with an NMI trap.

3.22 On-Chip Debug Support

Figure 18 shows a block diagram of the TC1792 OCDS system.




Figure 18 OCDS System Block Diagram

The TC1792 basically supports three levels of debug operation:

- OCDS Level 1 debug support
- OCDS Level 2 debug support
- OCDS Level 3 debug support

OCDS Level 1 Debug Support

The OCDS Level 1 debug support is mainly assigned for real-time software debugging purposes which have a demand for low-cost standard debugger hardware.

The OCDS Level 1 debug support is based on a JTAG interface which can be used by the external debug hardware to communicate with the system. The on-chip Cerberus module controls the interactions between the JTAG interface and the on-chip modules. The external debug hardware may become master of the internal buses and read or write the on-chip register/memory resources. The Cerberus also allows to define breakpoint and trigger conditions as well as to control user program execution (run/stop, break, single-step).

OCDS Level 2 Debug Support

The OCDS Level 2 debug support allows to implement program tracing capabilities for enhanced debuggers by extending the OCDS Level 1 debug functionality with an additional 16-bit wide trace port with trace clock. With the trace extension the following four trace capabilities are provided (only one of the four trace capabilities can be selected at a time):

- Trace capability of the CPU program flow
- Trace capability of the PCP2 program flow
- Trace capability of the DMA Controller transaction requests
- Trace capability of the DMA Controller move engine status information

OCDS Level 3 Debug Support

The OCDS Level 3 debug support is based on a special emulation device, the TC1796ED, which provides additional features required for high-end emulation purposes. The TC1796ED is a device which covers the TC1792 product chip and includes additional emulation extension hardware in a package with the same footprint as the TC1792.

3.23 Clock Generation and PLL

The TC1792 clock system performs the following functions:

- Acquires and buffers incoming clock signals to create a master clock frequency
- Distributes in-phase synchronized clock signals throughout the TC1792's entire clock tree
- Divides a system master clock frequency into lower frequencies required by the different modules for operation.
- Dynamically reduces power consumption during operation of functional units
- Statically reduces power consumption through programmable power-saving modes
- Reduces electromagnetic interference (EMI) by switching off unused modules

The clock system must be operational before the TC1792 is able to run. Therefore, it also contains special logic to handle power-up and reset operations. Its services are fundamental to the operation of the entire system, so it contains special fail-safe logic.

Features

- PLL operation for multiplying clock source by different factors
- Direct drive capability for direct clocking
- Comfortable state machine for secure switching between basic PLL, direct or prescaler operation
- Sleep and Power-Down Mode support

The TC1792 Clock Generation Unit (CGU) as shown in [Figure 19](#) allows a very flexible clock generation. It basically consists of an main oscillator circuit and a Phase- Locked Loop (PLL). The PLL can convert a low-frequency external clock signal from the oscillator circuit to a high-speed internal clock for maximum performance.

The system clock f_{SYS} is generated from an oscillator clock f_{OSC} in either of four hardware/software selectable ways:

- **Direct Drive Mode (PLL Bypass):**
In Direct Drive Mode, the PLL is bypassed and the CGU clock outputs are directly fed from the clock signal f_{OSC} , i.e. $f_{CPU} = f_{OSC}$ and $f_{SYS} = f_{OSC}/2$ or f_{OSC} . This allows operation of the TC1792 with a reasonably small fundamental mode crystal.
- **VCO Bypass Mode (Prescaler Mode):**
In VCO Bypass Mode, f_{CPU} and f_{SYS} are derived from f_{OSC} by the two divider stages, P-Divider and K-Divider. The system clock f_{SYS} can be equal to f_{CPU} or $f_{CPU}/2$.
- **PLL Mode:**
In PLL Mode, the PLL is running. The VCO clock f_{VCO} is derived from f_{OSC} , divided by the P factor, multiplied by the PLL (N-Divider). The clock signals f_{CPU} and f_{SYS} are derived from f_{VCO} by the K-Divider. The system clock f_{SYS} can be equal to f_{CPU} or $f_{CPU}/2$.
- **PLL Base Mode:**
In PLL Base Mode, the PLL is running at its VCO base frequency and f_{CPU} and f_{SYS}

are derived from f_{VCO} only by the K-Divider. In this mode, the system clock f_{SYS} can be equal to f_{CPU} or $f_{CPU}/2$.




Figure 19 Clock Generation Unit (the red signal available only in the -AB step)

Recommended Oscillator Circuits

The oscillator circuit, a Pierce oscillator, is designed to work with both, an external crystal oscillator or an external stable clock source. It basically consists of an inverting amplifier and a feedback element with XTAL1 as input, and XTAL2 as output.

When using a crystal, a proper external oscillator circuitry must be connected to both pins, XTAL1 and XTAL2. The crystal frequency can be within the range of 4 MHz to 25 MHz. Additionally are necessary, two load capacitances C_{X1} and C_{X2} , and depending on the crystal type a series resistor R_{X2} to limit the current. A test resistor R_Q may be temporarily inserted to measure the oscillation allowance (negative resistance) of the oscillator circuitry. R_Q values are typically specified by the crystal vendor. The C_{X1} and C_{X2} values shown in [Figure 20](#) can be used as starting points for the negative resistance evaluation and for non-productive systems. The exact values and related operating range are dependent on the crystal frequency and have to be determined and

Advance Information

Functional Description

optimized together with the crystal vendor using the negative resistance method. Oscillation measurement with the final target system is strongly recommended to verify the input amplitude at XTAL1 and to determine the actual oscillation allowance (margin negative resistance) for the oscillator-crystal system.

When using an external clock signal, it must be connected to XTAL1. XTAL2 is left open (unconnected). The external clock frequency can be in the range of 0 - 40 MHz if the PLL is bypassed and 4 - 40 MHz if the PLL is used.

The oscillator can also be used in combination with a ceramic resonator. The final circuitry must be also verified by the resonator vendor.

Figure 20 shows the recommended external oscillator circuitries for both operating modes, external crystal mode and external input clock mode.




Figure 20 Oscillator Circuitries

A block capacitor between V_{DDOSC}^1/V_{DDOSC3} and V_{SSOSC} is recommended, too.

Note: For crystal operation, it is strongly recommended to measure the negative resistance in the final target system (layout) to determine the optimum parameters

1) V_{DDOSC} and V_{SSOSC} are not bonded externally in the TC1792. An option for bonding them in future steps and products is kept open.

for the oscillator operation. Please refer to the minimum and maximum values of the negative resistance specified by the crystal supplier.

3.24 Power Supply

The TC1792 has several power supply lines for different voltage classes:

- 1.5 V: Core logic and memory, oscillator, and A/D converter supply
- 3.3 V: I/O ports, Flash memories, oscillator, and A/D converter supply with reference voltages
- 2.3 V to 3.3 V: External bus interface supply

Figure 21 shows the power supply concept of the TC1792 with the power supply pins and its connections to the functional units.




Figure 21 Power Supply Concept of TC1792

3.25 Identification Register Values
Table 9 TC1792 Identification Registers

Short Name	Address	Value	Stepping
SCU_ID	F000 0008 _H	002C C002 _H	–
MANID	F000 0070 _H	0000 1820 _H	–
CHIPID	F000 0074 _H	0000 8A02 _H	–
RTID	F000 0078 _H	0000 0101 _H	AA-Step
		0000 0300 _H	AB-Step
SBCU_ID	F000 0108 _H	0000 6A0A _H	–
STM_ID	F000 0208 _H	0000 C006 _H	–
CBS_JPDID	F000 0408 _H	0000 6307 _H	–
MSC0_ID	F000 0808 _H	0028 C002 _H	–
MSC1_ID	F000 0908 _H	0028 C002 _H	–
ASC0_ID	F000 0A08 _H	0000 4402 _H	–
ASC1_ID	F000 0B08 _H	0000 4402 _H	–
GPTA0_ID	F000 1808 _H	0029 C004 _H	–
GPTA1_ID	F000 2008 _H	0029 C004 _H	–
DMA_ID	F000 3C08 _H	001A C002 _H	–
CAN_ID	F000 4008 _H	002B C002 _H	–
PCP_ID	F004 3F08 _H	0020 C003 _H	–
RBCU_ID	F010 0008 _H	0000 6A0A _H	–
SSC0_ID	F010 0108 _H	0000 4530 _H	–
SSC1_ID	F010 0208 _H	0000 4510 _H	–
FADC_ID	F010 0308 _H	0027 C002 _H	–
ADC0_ID	F010 0408 _H	0030 C002 _H	–
MLI0_ID	F010 C008 _H	0025 C005 _H	–
MLI1_ID	F010 C108 _H	0025 C005 _H	–
MCHK_ID	F010 C208 _H	001B C001 _H	–
CPS_ID	F7E0 FF08 _H	0015 C006 _H	–
CPU_ID	F7E1 FE18 _H	000A C005 _H	–
EBU_ID	F800 0008 _H	0014 C005 _H	–
PMU_ID	F800 0508 _H	002E C002 _H	–

Advance Information

Functional Description

Table 9 TC1792 Identification Registers (cont'd)

Short Name	Address	Value	Stepping
FLASH_ID	F800 2008 _H	0031 C002 _H	–
DMU_ID	F801 0108 _H	002D C002 _H	–
DBCUC_ID	F87F FA08 _H	000F C005 _H	–
DMI_ID	F87F FC08 _H	0008 C004 _H	–
PMI_ID	F87F FD08 _H	000B C004 _H	–
PBCUC_ID	F87F FE08 _H	000F C005 _H	–
LFI_ID	F87F FF08 _H	000C C005 _H	–

4 Electrical Parameters

4.1 General Parameters

4.1.1 Parameter Interpretation

The parameters listed in this section partly represent the characteristics of the TC1792 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are marked with an two-letter abbreviation in column "Symbol":

- **CC**
Such parameters indicate **C**ontroller **C**haracteristics which are a distinctive feature of the TC1792 and must be regarded for a system design.
- **SR**
Such parameters indicate **S**ystem **R**equirements which must provided by the microcontroller system in which the TC1792 designed in.

4.1.2 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and its basic characteristics. More details (mainly DC parameters) are defined in the [Section 4.2.1](#).

Table 10 Pad Driver and Pad Classes Overview

Class	Power Supply	Type	Sub Class	Speed Grade	Load	Leakage ¹⁾	Termination
A	3.3V	LVTTL I/O, LVTTL outputs	A1 (e.g. GPIO)	6 MHz	100 pF	500 nA	No
			A2 (e.g. serial I/Os)	40 MHz	50 pF	6 μ A	Series termination recommended
			A3 (e.g. Trace outputs, serial I/Os)	65 MHz ²⁾	50 pF	6 μ A	Series termination recommended (for $f > 25$ MHz)
			A4 (e.g. Trace Clock)	130 ³⁾ MHz	25 pF	6 μ A	Series termination recommended
B	2.375 - 3.6V ⁴⁾	LVTTL I/O	B1 (e.g. Ext. Bus Interface)	40 MHz	50 pF	6 μ A	No
			B2 (e.g. Bus Clock)	65 MHz ²⁾	35 pF		Series termination recommended (for $f > 25$ MHz)
C	3.3V	LVDS	–	50 MHz		–	Parallel termination ⁵⁾ , 100 $\Omega \pm 10\%$
D	–	Analog inputs, reference voltage inputs					

1) Values are for $T_{jmax} = 150$ °C.

2) The maximum frequencies f_{CPU} (and $f_{SYS} = f_{CPU} / 2$) depend on the derivative used. See [Table 1](#).

3) The maximum frequency depends on the derivative used. See [Table 1](#).

4) AC characteristics for EBU pins are valid for 2.5 V \pm 5% and 3.3 V \pm 5%.

5) In applications where the LVDS pins are not used (disabled), these pins must be either left unconnected, or properly terminated with the differential parallel termination of 100 $\Omega \pm 10\%$.

4.1.3 Absolute Maximum Ratings

Table 11 Absolute Maximum Rating Parameters

Parameter	Symbol		Limit Values		Unit	Notes
			Min.	Max.		
Ambient temperature	T_A	SR	-40	125	°C	Under bias
Storage temperature	T_{ST}	SR	-65	150	°C	–
Junction temperature	T_J	SR	-40	150	°C	Under bias
Voltage at 1.5 V power supply pins with respect to $V_{SS}^{1)}$	V_{DD}	SR	–	2.25	V	–
Voltage at 3.3 V power supply pins with respect to $V_{SS}^{2)}$	V_{DDP} , V_{DDEBU}	SR	–	3.75	V	–
Voltage on any Class A input pin and dedicated input pins with respect to V_{SS}	V_{IN}	SR	-0.5	$V_{DDP} + 0.5$ or max. 3.7	V	Whatever is lower
Voltage on any Class B input pin with respect to V_{SS}	V_{IN}	SR	-0.5	$V_{DDEBU} + 0.5$ or max. 3.7	V	Whatever is lower
Voltage on any Class D analog input pin with respect to V_{AGND}	V_{AIN} , V_{AREFX}	SR	-0.5	$V_{DDM} + 0.5$ or max. 3.7	V	Whatever is lower
Voltage on any Class D analog input pin with respect to V_{SSAF}	V_{AINF} , V_{FAREF}	SR	-0.5	$V_{DDMF} + 0.5$ or max. 3.7	V	Whatever is lower
CPU & LMB Bus Frequency	f_{CPU}	SR	–	130 ³⁾⁴⁾	MHz	–
FPI Bus Frequency	f_{SYS}	SR	–	65 ^{4) 5)}	MHz	–

1) Applicable for V_{DD} , V_{DDBRAM} , V_{DDOSC} , V_{DDPLL} , and V_{DDAF} .

2) Applicable for V_{DDP} , V_{DDEBU} , V_{DDFL3} , V_{DDM} , and V_{DDMF} .

3) The maximum frequency depends on the derivative used. See [Table 1](#).

4) The PLL jitter characteristics add to this value according to the application settings. See the PLL jitter parameters.

5) The maximum frequencies f_{CPU} (and $f_{SYS} = f_{CPU} / 2$) depend on the derivative used. See [Table 1](#).

Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Advance Information
Electrical Parameters

During absolute maximum rating overload conditions ($V_{IN} > \text{related } V_{DD}$ or $V_{IN} < V_{SS}$) the voltage on the related V_{DD} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

4.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the TC1792. All parameters specified in the following table refer to these operating conditions, unless otherwise noted.

Table 12 Operating Condition Parameters

Parameter	Symbol		Limit Values		Unit	Notes Conditions
			Min.	Max.		
Digital supply voltage ¹⁾	V_{DD}	SR	1.42	1.58 ³⁾	V	–
	V_{DDOSC} 2)					
	V_{DDP}	SR	3.13	3.47 ⁴⁾	V	For Class A pins (3.3 V ± 5%)
	V_{DDOSC3}					
	V_{DDEBU}	SR	2.375	3.47 ⁴⁾	V	For Class B (EBU) pins
	V_{DDFL3}	SR	3.13	3.47 ⁴⁾	V	–
	V_{DD} SBRAM ⁵⁾	SR	1.42	1.58 ³⁾	V	–
Voltage on V_{DDBRAM} power supply pin to ensure data retention	V_{DR}	SR	1.0	–	V	6)
Digital ground voltage	V_{SS}	SR	0		V	–
Ambient temperature under bias	T_A	SR	-40	+125	°C	–
Analog supply voltages	–		–	–	–	See separate specification Page 85 , Page 91
CPU clock	f_{CPU}	SR	– ⁷⁾	130 ⁸⁾⁹⁾	MHz	–
Short circuit current	I_{SC}	SR	-5	+5	mA	10)
Absolute sum of short circuit currents of a pin group (see Table 13)	$\Sigma I_{SC} $	SR	–	20	mA	See note ¹¹⁾

Advance Information
Electrical Parameters
Table 12 Operating Condition Parameters

Parameter	Symbol		Limit Values		Unit	Notes Conditions
			Min.	Max.		
Absolute sum of short circuit currents of the device	$\Sigma I_{SC} $	SR	–	100	mA	See note ¹¹⁾
Inactive device pin current	I_{ID}	SR	-1	1	mA	Voltage on all power supply pins $V_{DDx} = 0$
External load capacitance	C_L	SR	–	See DC characteristics	pF	Depending on pin class

- 1) Digital supply voltages applied to the TC1792 must be static regulated voltages which allow a typical voltage swing of $\pm 5\%$.
- 2) V_{DDOSC} and V_{SSOSC} are not bonded externally in the TC1792. An option for bonding them in future steps and products is kept open.
- 3) Voltage overshoot up to 1.7 V is permissible at Power-Up and \overline{PORST} low, provided the pulse duration is less than 100 μs and the cumulated summary of the pulses does not exceed 1 h.
- 4) Voltage overshoot to 4 V is permissible at Power-Up and \overline{PORST} low, provided the pulse duration is less than 100 μs and the cumulated summary of the pulses does not exceed 1 h
- 5) The V_{DDSB} must be properly connected and supplied with power. If not, the TC1792 will not operate. In case of a stand-by operation, the core voltage must not float, but must be pulled low, in order to avoid internal cross-currents.
- 6) This applies only during power down state. During normal SRAM operation regular V_{DD} has to be applied.
- 7) The TC1792 uses a static design, so the minimum operation frequency is 0 MHz. Due to test time restriction no lower frequency boundary is tested, however.
- 8) The maximum frequency depends on the derivative used. See [Table 1](#).
- 9) The PLL jitter characteristics add to this value according to the application settings. See the PLL jitter parameters.
- 10) Applicable for digital outputs.
- 11) See additional document "TC1796 Pin Reliability in Overload" for overload current definitions.

Table 13 Pin Groups for Overload/Short-Circuit Current Sum Parameter

Group	Pins
1	P4.[7:0]
2	P4.[14:8]
3	P4.15, SL[0:1], SCLK0, MTSR0, MRST0, $\overline{SLSI0}$
4	\overline{WAIT} , \overline{HOLD} , $\overline{BC}[3:0]$, \overline{HLDA} , $\overline{MR/W}$, \overline{BAA} , \overline{CSCOMB}
5	$\overline{CS}[3:0]$, \overline{RD} , $\overline{RD/WR}$, \overline{BREQ} , \overline{ADV} , \overline{BFCLKO}

Table 13 Pin Groups for Overload/Short-Circuit Current Sum Parameter

Group	Pins
6	BFCLKI, D[31:24]
7	D[23:16]
8	D[15:8]
9	D[7:0]
10	A[23:16]
11	A[15:8]
12	A[7:0]
13	TSTRES, TDI, TMS, TCK, $\overline{\text{TRST}}$, TDO, $\overline{\text{BRKOUT}}$, $\overline{\text{BRKIN}}$, $\overline{\text{TESTMODE}}$
14	P10.[3:0], BYPASS, $\overline{\text{NMI}}$, $\overline{\text{PORST}}$, $\overline{\text{HDRST}}$
15	P9.[8:0]
16	FCLP[1:0]A, FCLN[1:0], SOP[1:0]A, SON[1:0]
17	P5.[7:0]
18	P3.[7:0]
19	P3.[15:8]
20	P0.[7:0]
21	P0.[15:8]
22	P2.[15:7]
23	P2.[6:2], P6.9, P6.8, P6.6, P6.11
24	P6.[15:12], P6.10, P6.7, P6.[5:4]
25	P8.[7:0]
26	P1.[15:13], P1.[11:8], P1.5
27	P1.12, P1.[7:6], P1.[4:0]
28	TR[15:8]
29	TR[7:1], TRCLK
30	TR0, P7.[7:0]

Advance Information

Electrical Parameters

4.2 DC Parameters

4.2.1 Input/Output Pins

Table 14 Input/Output DC-Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
General Parameters						
Pull-up current ¹⁾	$ I_{PUH} $	CC	10	100	μA	$V_{IN} < V_{IH\text{Amin}}$; class A1/A2/Input pads.
			20	200	μA	$V_{IN} < V_{IH\text{Amin}}$; class A3/A4 pads.
			5	85	μA	$V_{IN} < V_{IH\text{Bmin}}$; class B1/B2 pads.
Pull-down current ¹⁾	$ I_{PDL} $	CC	10	150	μA	$V_{IN} > V_{IL\text{Amax}}$; class A1/A2/Input pads. $V_{IN} > V_{IL\text{Bmax}}$; class B1/B2 pads
			20	200	μA	$V_{IN} > V_{IL\text{Amax}}$; class A3/A4 pads.
Pin capacitance ¹⁾ (Digital I/O)	C_{IO}	CC	–	10	pF	$f = 1 \text{ MHz}$ $T_A = 25 \text{ }^\circ\text{C}$
Input only Pads ($V_{DDP} = 3.13 \text{ to } 3.47 \text{ V} = 3.3 \text{ V} \pm 5\%$)						
Input low voltage Class A1/A2 pins	V_{ILA}	SR	-0.3	$0.34 \times V_{DDP}$	V	–
Input high voltage Class A1/A2 pins	V_{IHA}	SR	$0.64 \times V_{DDP}$	$V_{DDP} + 0.3$ or max. 3.6	V	Whatever is lower
Ratio V_{IL}/V_{IH}		CC	0.53	–	–	–
Input hysteresis	HYSA	CC	$0.1 \times V_{DDP}$	–	V	^{5) 2)}
Input leakage current	I_{OZI}	CC	–	± 3000 ± 6000	nA	$((V_{DDP}/2)-1) < V_{IN} < ((V_{DDP}/2)+1)$ Otherwise ³⁾

Advance Information

Electrical Parameters

Table 14 Input/Output DC-Characteristics (cont'd)(Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
Class A Pads ($V_{DDP} = 3.13$ to 3.47 V = 3.3 V \pm 5%)						
Output low voltage ⁴⁾	V_{OLA}	CC	–	0.4	V	$I_{OL} = 2$ mA for strong driver mode, $I_{OL} = 1.8$ mA for medium driver mode, A2 pads $I_{OL} = 1.4$ mA for medium driver mode, A1 pads $I_{OL} = 370$ μ A for weak driver mode
Output high voltage ³⁾	V_{OHA}	CC	2.4	–	V	$I_{OH} = -2$ mA for strong driver mode, $I_{OH} = -1.8$ mA for medium driver mode, A1/A2 pads $I_{OH} = -370$ μ A for weak driver mode
			$V_{DDP} - 0.4$	–	V	$I_{OH} = -1.4$ mA for strong driver mode, $I_{OH} = -1$ mA for medium driver mode, A1/A2 pads $I_{OH} = -280$ μ A for weak driver mode
Input low voltage Class A1/2 pins	V_{ILA}	SR	-0.3	$0.34 \times V_{DDP}$	V	–
Input high voltage Class A1/2 pins	V_{IHA}	SR	$0.64 \times V_{DDP}$	$V_{DDP} + 0.3$ or 3.6	V	Whatever is lower
Ratio V_{IL}/V_{IH}		CC	0.53	–	–	–
Input hysteresis	HYSA	CC	$0.1 \times V_{DDP}$	–	V	^{5) 2)}
Input leakage current Class A2/3/4 pins	I_{OZA24}	CC	–	± 3000 ± 6000	nA	$((V_{DDP}/2)-1) < V_{IN}$ $< ((V_{DDP}/2)+1)$ Otherwise ³⁾
Input leakage current Class A1 pins	I_{OZA1}	CC	–	± 500	nA	0 V $< V_{IN} < V_{DDP}$

Advance Information

Electrical Parameters

Table 14 Input/Output DC-Characteristics (cont'd)(Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
Class B Pads ($V_{DDEBU} = 2.375$ to 3.47 V)						
Output low voltage	V_{OLB}	CC	–	0.4	V	$I_{OL} = 2$ mA
Output high voltage	V_{OHB}	CC	$V_{DDEBU} - 0.4$	–	V	$I_{OL} = 2$ mA
Input low voltage	V_{ILB}	SR	-0.3	$0.34 \times V_{DDEBU}$	V	–
Input high voltage	V_{IHB}	SR	$0.64 \times V_{DDEBU}$	$V_{DDEBU} + 0.3$ or 3.6	V	Whatever is lower
Ratio V_{IL}/V_{IH}		CC	0.53	–	–	–
Input hysteresis	HYSB	CC	$0.1 \times V_{DDEBU}$	–	V	⁵⁾
Input leakage current Class B pins	I_{OZB}	CC	–	± 3000 ± 6000	nA	$((V_{DDEBU}/2) - 0.6) < V_{IN} < ((V_{DDEBU}/2) + 0.6)$ ⁶⁾ Otherwise ³⁾
Class C Pads ($V_{DDP} = 3.13$ to 3.47 V = 3.3 V $\pm 5\%$)						
Output low voltage	V_{OL}	CC	815		mV	Parallel termination $100 \Omega \pm 1\%$
Output high voltage	V_{OH}	CC		1545	mV	
Output differential voltage	V_{OD}	CC	150	600	mV	
Output offset voltage	V_{OS}	CC	1075	1325	mV	
Output impedance	R_0	CC	40	140	Ω	–
Class D Pads						
See ADC Characteristics			–	–	–	–

- 1) Not subject to production test, verified by design / characterization.
- 2) The pads that have spike-filter function in the input path: \overline{PORST} , \overline{HDRST} , NMI, do not have hysteresis.
- 3) Only one of these parameters is tested, the other is verified by design characterization
- 4) Max. resistance between pin and next power supply pin 25Ω for strong driver mode (verified by design characterization).
- 5) Function verified by design, value verified by design characterization.
Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce.
It cannot be guaranteed that it suppresses switching due to external system noise.

Advance Information

Electrical Parameters

 6) $V_{DDEBU} = 2.5 \text{ V} \pm 5\%$. For $V_{DDEBU} = 3.3 \pm 5\%$ see class A2 pads.

4.2.2 Analog to Digital Converters (ADC0/ADC1)

Table 15 ADC Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit	Test Conditions / Remarks
			Min.	Typ.	Max.		
Analog supply voltage	V_{DDM}	SR	3.13	3.3	$3.47^{1)}$	V	–
	V_{DD}	SR	1.42	1.5	$1.58^{2)}$	V	Power supply for ADC digital part, internal supply
Analog ground voltage	V_{SSM}	SR	-0.1	–	0.1	V	–
Analog reference voltage ¹⁷⁾	V_{AREF_x}	SR	$V_{AGND_x} + 1\text{V}$	V_{DDM}	$V_{DDM} + 0.05^{1)3)4)}$	V	–
Analog reference ground ¹⁷⁾	V_{AGND_x}	SR	$V_{SSM_x} - 0.05\text{V}$	0	$V_{AREF} - 1\text{V}$	V	–
Analog reference voltage range ⁵⁾¹⁷⁾	$V_{AREF_x^-}$ V_{AGND_x}	SR	$V_{DDM}/2$		$V_{DDM} + 0.05$		
Analog input voltage range	V_{AIN}	SR	V_{AGND_x}	–	V_{AREF_x}	V	–
V_{DDM} supply current	I_{DDM}	SR		2.5	4	mA rms	For each module ⁶⁾
Power-up calibration time	t_{PUC}	CC	–	–	3840	f_{ADC} CLK	–
Internal ADC clocks	f_{BC}	CC	2	–	40	MHz	$f_{BC} = f_{ANA} \times 4$
	f_{ANA}	CC	0.5	–	10	MHz	$f_{ANA} = f_{BC} / 4$
Sample time	t_S	CC	$4 \times (\text{CHCONn.STC} + 2) \times t_{BC}$			μS	–
			$8 \times t_{BC}$	–	–	μS	

Advance Information
Electrical Parameters
Table 15 ADC Characteristics (cont'd) (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit	Test Conditions / Remarks
			Min.	Typ.	Max.		
Conversion time	t_C	CC	$t_S + 40 \times t_{BC} + 2 \times t_{DIV}$			μs	For 8-bit conversion
			$t_S + 48 \times t_{BC} + 2 \times t_{DIV}$			μs	For 10-bit conversion
			$t_S + 56 \times t_{BC} + 2 \times t_{DIV}$			μs	For 12-bit conversion
Total unadjusted error ⁵⁾	TUE ⁷⁾	CC	–	–	± 1	LSB	For 8-bit conv.
			–	–	± 2	LSB	For 10-bit conv.
			–	–	± 4	LSB	For 12-bit conv. ⁸⁾⁹⁾
			–	–	± 8	LSB	For 12-bit conv. ¹⁰⁾⁹⁾
DNL error ¹¹⁾⁵⁾	TUE _{DNL}	CC	–	± 1.5	± 3.0	LSB	For 12-bit conv. ¹²⁾⁹⁾
INL error ¹¹⁾⁵⁾	TUE _{INL}	CC	–	± 1.5	± 3.0	LSB	For 12-bit conv. ¹²⁾⁹⁾
Gain error ¹¹⁾⁵⁾	TUE _{GAIN}	CC	–	± 0.5	± 3.5	LSB	For 12-bit conv. ¹²⁾⁹⁾
Offset error ¹¹⁾⁵⁾	TUE _{OFF}	CC	–	± 1.0	± 4.0	LSB	For 12-bit conv. ¹²⁾⁹⁾
Input leakage current at analog inputs AN0, AN1, AN4 to AN7, AN24 to AN31. see Figure 24 ¹³⁾	I_{OZ1} ¹⁴⁾	CC	-1000	–	300	nA	$(0\% V_{DDM}) < V_{IN} < (2\% V_{DDM})$
			-200		400	nA	$(2\% V_{DDM}) < V_{IN} < (95\% V_{DDM})$
			-200		1000	nA	$(95\% V_{DDM}) < V_{IN} < (98\% V_{DDM})$
			-200		3000	nA	$(98\% V_{DDM}) < V_{IN} < (100\% V_{DDM})$

Advance Information

Electrical Parameters

Table 15 ADC Characteristics (cont'd) (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit	Test Conditions / Remarks
			Min.	Typ.	Max.		
Input leakage current at the other analog inputs, that is AN2, AN3, AN8 to AN23; AN32 to AN43; see Figure 24	I_{OZ1} ¹⁴⁾	CC	-1000	–	200	nA	$(0\% V_{DDM}) < V_{IN} < (2\% V_{DDM})$
			-200		300	nA	$(2\% V_{DDM}) < V_{IN} < (95\% V_{DDM})$
			-200		1000	nA	$(95\% V_{DDM}) < V_{IN} < (98\% V_{DDM})$
			-200		3000	nA	$(98\% V_{DDM}) < V_{IN} < (100\% V_{DDM})$
Input leakage current at V_{AREF}	I_{OZ2}	CC	–	–	± 1	μA	$0V < V_{AREF} < V_{DDM}$, no conversion running
Input current at $V_{AREF0/1}$ ¹⁷⁾	I_{AREF}	CC	–	35	75	μA rms	$0V < V_{AREF} < V_{DDM}$, ¹⁵⁾
Total capacitance of the voltage reference inputs ¹⁶⁾¹⁷⁾	$C_{AREFTOT}$	CC	–	–	25	pF	⁹⁾
Switched capacitance at the positive reference voltage input ¹⁷⁾	C_{AREFSW}	CC	–	15	20	pF	⁹⁾¹⁸⁾
Resistance of the reference voltage input path ¹⁶⁾	R_{AREF}	CC	–	1	1.5	k Ω	500 Ohm increased for AN[1:0] used as reference input ⁹⁾
Total capacitance of the analog inputs ¹⁶⁾	C_{AINTOT}	CC	–	–	25	pF	⁶⁾⁹⁾
Switched capacitance at the analog voltage inputs	C_{AINSW}	CC	–	–	7	pF	⁹⁾¹⁹⁾

Advance Information

Electrical Parameters

Table 15 ADC Characteristics (cont'd) (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit	Test Conditions / Remarks
			Min.	Typ.	Max.		
ON resistance of the transmission gates in the analog voltage path	R_{AIN}	CC	–	1	1.5	k Ω	9)
ON resistance for the ADC test (pull-down for AIN7)	R_{AIN7T}	CC	200	300	1000	Ω	Test feature available only for AIN7 9)
Current through resistance for the ADC test (pull-down for AIN7)	I_{AIN7T}	CC	–	15 rms	30 peak	mA	Test feature available only for AIN7 9)

- 1) Voltage overshoot to 4 V are permissible, provided the pulse duration is less than 100 μ s and the cumulated summary of the pulses does not exceed 1 h.
- 2) Voltage overshoot to 1.7 V are permissible, provided the pulse duration is less than 100 μ s and the cumulated summary of the pulses does not exceed 1 h.
- 3) A running conversion may become inexact in case of violating the normal operating conditions (voltage overshoot).
- 4) If the reference voltage V_{AREF} increases or the V_{DDM} decreases, so that $V_{AREF} = (V_{DDM} + 0.05 \text{ V to } V_{DDM} + 0.07 \text{ V})$, then the accuracy of the ADC decreases by 4 LSB12.
- 5) If a reduced reference voltage in a range of $V_{DDM} / 2$ to V_{DDM} is used, then the ADC converter errors increase. If the reference voltage is reduced with the factor k ($k < 1$), then TUE, DNL, INL Gain and Offset errors increase with the factor 1/k.
If a reduced reference voltage in a range of 1 V to $V_{DDM} / 2$ is used, then there are additional decrease in the ADC speed and accuracy.
- 6) Current peaks of up to 6 mA with a duration of max. 2 ns may occur
- 7) TUE is tested at $V_{AREF} = 3.3 \text{ V}$, $V_{AGND} = 0 \text{ V}$ and $V_{DDM} = 3.3 \text{ V}$
- 8) ADC module capability.
- 9) Not subject to production test, verified by design / characterization.
- 10) Value under typical application conditions due to integration (switching noise, etc.).
- 11) The sum of DNL/INL/Gain/Offset errors does not exceed the related TUE total unadjusted error.
- 12) For 10-bit conversions the DNL/INL/Gain/Offset error values must be multiplied with factor 0.25.
For 8-bit conversions the DNL/INL/Gain/Offset error values must be multiplied with 0.0625.
- 13) The leakage current definition is a continuous function, as shown in [Figure 24](#). The numerical values defined determine the characteristic points of the given continuous linear approximation - they do not define step function.
- 14) Only one of these parameters is tested, the other is verified by design characterization.

Advance Information

Electrical Parameters

- 15) I_{AREF_MAX} is valid for the minimum specified conversion time. The current flowing during an ADC conversion with a duration of up to $t_C = 25 \mu s$ can be calculated with the formula $I_{AREF_MAX} = Q_{CONV} / t_C$. Every conversion needs a total charge of $Q_{CONV} = 150 \text{ pC}$ from V_{AREF} .
All ADC conversions with a duration longer than $t_C = 25 \mu s$ consume an $I_{AREF_MAX} = 6 \mu A$.
- 16) For the definition of the parameters see also [Figure 23](#).
- 17) Applies to AIN0 and AIN1, when used as auxiliary reference inputs.
- 18) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead of this smaller capacitances are successively switched to the reference voltage.
- 19) The sampling capacity of the conversion C-Network is pre-charged to $V_{AREF} / 2$ before the sampling moment. Because of the parasitic elements the voltage measured at AINx is lower than $V_{AREF} / 2$, typically 0.85 V.




Figure 22 ADC0/ADC1 Clock Circuit




Figure 23 ADC0/ADC1 Input Circuits




Figure 24 ADC0/ADC1 Analog Inputs Leakage

4.2.3 Fast Analog to Digital Converter (FADC)

Table 16 FADC Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Remarks Conditions
			Min.	Max.		
DNL error	E_{DNL}	CC	–	± 1	LSB	11)
INL error	E_{INL}	CC	–	± 4	LSB	11)

Advance Information

Electrical Parameters

Table 16 FADC Characteristics (cont'd)(Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Remarks Conditions
			Min.	Max.		
Gradient error ^{1) 11)}	E_{GRAD}	CC	–	±3	%	²⁾ With calibration, gain 1, 2
	E_{GRAD}	CC	–	±5	%	Without calibration gain 1, 2, 4
	E_{GRAD}	CC	–	±6	%	Without calibration gain 8
Offset error ¹¹⁾	E_{OFF} ³⁾	CC	–	±20 ⁴⁾	mV	²⁾ With calibration
			–	±60 ⁴⁾	mV	Without calibration
Reference error of internal $V_{\text{FAREF}}/2$	E_{REF}	CC	–	±60	mV	–
Analog supply voltages	V_{DDMF}	SR	3.13	3.47 ⁵⁾	V	–
	V_{DDAF}	SR	1.42	1.58 ⁶⁾	V	–
Analog ground voltage	V_{SSAF}	SR	-0.1	0.1	V	–
Analog reference voltage	V_{FAREF}	SR	3.13	3.47 ⁵⁾⁷⁾	V	Nominal 3.3 V
Analog reference ground	V_{FAGND}	SR	$V_{\text{SSAF}} - 0.05\text{V}$	$V_{\text{SSAF}} + 0.05\text{V}$	V	–
Analog input voltage range	V_{AINF}	SR	V_{FAGND}	V_{DDMF}	V	–
Analog supply currents	I_{DDMF}	SR	–	9	mA	–
	I_{DDAF}	SR	–	17	mA	⁸⁾
Input current at each V_{FAREF}	I_{FAREF}	CC	–	150	μA rms	Independent of conversion
Input leakage current at V_{FAREF} ⁹⁾	I_{FOZ2}	CC	–	±500	nA	$0\text{ V} < V_{\text{IN}} < V_{\text{DDMF}}$
Input leakage current at V_{FAGND}	I_{FOZ3}			±8	μA	
Conversion time	t_{C}	CC	–	21	CLK of f_{ADC}	For 10-bit conv.
Converter Clock	f_{ADC}	CC	–	65	MHz	¹⁰⁾

Advance Information

Electrical Parameters

Table 16 FADC Characteristics (cont'd)(Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Remarks Conditions
			Min.	Max.		
Input resistance of the analog voltage path (Rn, Rp)	R_{FAIN}	CC	100	200	k Ω	¹¹⁾
Channel Amplifier Cutoff Frequency	f_{COFF}	CC	2		MHz	–
Settling Time of a Channel Amplifier after changing ENN or ENP	t_{SET}	CC		5	μsec	–

- 1) Calibration of the gain is possible for the gain of 1 and 2, and not possible for the gain of 4 and 8.
- 2) Calibration should be performed at each power-up. In case of continuous operation, calibration should be performed minimum once per week.
- 3) The offset error voltage drifts over the whole temperature range maximum ± 3 LSB.
- 4) Applies when the gain of the channel equals one. For the other gain settings, the offset error increases; it must be multiplied with the applied gain.
- 5) Voltage overshoot to 4 V are permissible, provided the pulse duration is less than 100 μs and the cumulated summary of the pulses does not exceed 1 h.
- 6) Voltage overshoot to 1.7 V are permissible, provided the pulse duration is less than 100 μs and the cumulated sum of the pulses does not exceed 1 h.
- 7) A running conversion may become inexact in case of violating the normal operating conditions (voltage overshoots).
- 8) Current peaks of up to 40 mA with a duration of max. 2 ns may occur
- 9) This value applies in power-down mode.
- 10) The maximum frequencies f_{CPU} (and $f_{\text{SYS}} = f_{\text{CPU}} / 2$) depend on the derivative used. See [Table 1](#).
- 11) Not subject to production test, verified by design / characterization.

The calibration procedure should run after each power-up, when all power supply voltages and the reference voltage have stabilized. The offset calibration must run first, followed by the gain calibration.




Figure 25 FADC Input Circuits

4.2.4 Oscillator Pins

Table 17 Oscillator Pins Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit values		Unit	Test Conditions
			Min.	Max.		
Frequency Range	f_{OSC}	CC	4	25	MHz	–
Input low voltage at XTAL1 ¹⁾	V_{ILX}	SR	-0.2	$0.3 \times V_{DDOSC3}$	V	–
Input high voltage at XTAL1 ¹⁾	V_{IHX}	SR	$0.7 \times V_{DDOSC3}$	$V_{DDOSC3} + 0.2$	V	–
Input current at XTAL1	I_{IX1}	CC	–	± 25	μA	$0 V < V_{IN} < V_{DDOSC3}$

1) If the XTAL1 pin is driven by a crystal, reaching a minimum amplitude (peak-to-peak) of $0.3 \times V_{DDOSC3}$ is necessary.

Note: It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimal parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

4.2.5 Temperature Sensor

Table 18 Temperature Sensor Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Remarks
			Min.	Max.		
Temperature Sensor Range	T_{SR}	SR	-40	150	$^{\circ}C$	–
Start-up time after resets inactive	t_{TSST}	SR		10	μs	
Temperature of the die at the sensor location	T_{TS}	CC	$T_{TS} = (ADC_Code - 487) \times 0.396 - 40$		$^{\circ}C$	10-bit ADC result
			$T_{TS} = (ADC_Code - 1948) \times 0.099 - 40$		$^{\circ}C$	12Bit ADC result
Sensor accuracy	T_{TSA}	CC		± 10	$^{\circ}C$	
A/D Converter clock for DTS signal	f_{ANA}	SR	–	10	MHz	conversion with ADC1

4.2.6 Power Supply Current

Table 19 Power Supply Currents (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit	Remarks Conditions
			Min.	Typ.	Max.		
$\overline{\text{PORST}}$ low current at V_{DD}	$I_{\text{DD_PORST}}$	CC	–	–	300	mA	The PLL running at the base frequency
$\overline{\text{PORST}}$ low current at V_{DDP} , and $\overline{\text{PORST}}$ high current without any port activity	$I_{\text{DDP_PORST}}$	CC	–	–	25	mA	The PLL running at the base frequency
Active mode core supply current ¹⁾²⁾	I_{DD}	CC	10	–	650	mA	$f_{\text{CPU}}=130^3)$ MHz $f_{\text{CPU}}/f_{\text{SYS}} = 2:1$
Active mode analog supply current	I_{DDAx} ; I_{DDMx}	CC	–	–	–	mA	See ADC0/1/FADC
Stand-by RAM supply current in stand-by	I_{SBSB}	CC	–	–	9	mA	$V_{\text{DDSB}}=1\text{V}$, $T_{\text{j}}=150^{\circ}\text{C}$
Oscillator and PLL core power supply	I_{DDOSC} ⁴⁾	CC	–	–	5	mA	–
Oscillator and PLL pads power supply	I_{DDOSC3}	CC	–	–	3.6	mA	–
LVDS port supply (via V_{DDP}) ⁵⁾	I_{LVDS}	CC	–	–	50	mA	LVDS pads active
Flash power supply current	I_{DDFL3}	CC	–	–	80	mA	–
Maximum Allowed Power Dissipation ⁶⁾	P_{D}	SR	$P_{\text{D}} \times R_{\text{TJA}} < 25^{\circ}\text{C}$			–	worst case $T_{\text{A}}=125^{\circ}\text{C}$

1) Infineon Power Loop: CPU and PCP running, all peripherals active. The power consumption of each custom application will most probably be lower than this value, but must be evaluated separately.

2) The I_{DD} decreases for typically 120 mA if the f_{CPU} is decreased for 50MHz, at constant $T_{\text{j}}=150^{\circ}\text{C}$, for the Infineon Max Power Loop.

The dependency in this range is, at constant junction temperature, linear.

3) The maximum frequency depends on the derivative used. See [Table 1](#).

4) V_{DDOSC} and V_{SSOSC} are not bonded externally in the TC1792. An option for bonding them in future steps and products is kept open.

5) In case the LVDS pads are disabled, the power consumption pro pair is negligible (less than 1 μA).

6) For the calculation of junction to ambient thermal resistance R_{TJA} , see [Chapter 5.1](#).

4.3 AC Parameters

All AC parameters are defined with the temperature compensation disabled. That means, keeping the pads constantly at maximum strength.

4.3.1 Testing Waveforms




Figure 26 Rise/Fall Time Parameters




Figure 27 Testing Waveform, Output Delay




Figure 28 Testing Waveform, Output High Impedance

4.3.2 Output Rise/Fall Times

Table 20 Output Rise/Fall Times (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Class A1 Pads					
Rise/fall times ¹⁾ Class A1 pads	t_{RA1}, t_{FA1}		50 140 18000 150 550 65000	ns	Regular (medium) driver, 50 pF Regular (medium) driver, 150 pF Regular (medium) driver, 20 nF Weak driver, 20 pF Weak driver, 150 pF Weak driver, 20 000 pF
Class A2 Pads					
Rise/fall times ¹⁾ Class A2 pads	t_{FA2}, t_{FA2}		3.3 6 5.5 16 50 140 18000 150 550 65000	ns	Strong driver, sharp edge, 50 pF Strong driver, sharp edge, 100pF Strong driver, med. edge, 50 pF Strong driver, soft edge, 50 pF Medium driver, 50 pF Medium driver, 150 pF Medium driver, 20 000 pF Weak driver, 20 pF Weak driver, 150 pF Weak driver, 20 000 pF
Class A3 Pads					
Rise/fall times ¹⁾ Class A3 pads	t_{FA3}, t_{FA3}		2.5	ns	50 pF
Class A4 Pads					
Rise/fall times ¹⁾ Class A4 pads	t_{FA4}, t_{FA4}		2.0	ns	25 pF
Class B Pads					
Rise/fall times ¹⁾²⁾ Class B pads	t_{rB}, t_{fB}		3.0 4.0 7.0	ns	35 pF 50 pF 100 pF
Class C Pads					
Rise/fall times Class C pads	t_{rC}, t_{fC}		2	ns	

1) Not all parameters are subject to production test, but verified by design/characterization and test correlation.

2) Parameter test correlation for $V_{DDEBU} = 2.5 \text{ V} \pm 5\%$

4.3.3 Power Sequencing

There is a restriction for the power sequencing of the 3.3 V domain including V_{DDEBU} as shown in **Figure 29**: it must always be higher than 1.5 V domain - 0.5 V. The grey area shows the valid range for $V_{3.3V}$ and V_{DDEBU} relative to an exemplary 1.5 V ramp.

V_{DDP} , V_{DDOSC3} , V_{DDFL3} , V_{DDM} , V_{DDMF} belong to the 3.3 V power supply domain, that is referenced in **Figure 29** as $V_{3.3}$. The V_{DDM} and V_{DDMF} subdomains are connected with antiparallel ESD protection diodes in TC1792 design steps BC and BD. The V_{DDM} , V_{DDMF} , V_{DDP} , V_{DDOSC3} subdomains are connected with antiparallel ESD protection diodes in TC1792 design step BE.

V_{DD} , V_{DDOSC} and V_{DDAF} belong to the 1.5 V power supply domain, referenced as $V_{1.5}$. V_{DDEBU} belongs to its own 2.5 V to 3.3 V domain.




Figure 29 $V_{DDP} / V_{DDEBU} / V_{DD}$ Power Up Sequence

All ground pins V_{SS} must be externally connected to one single star point in the system. The difference voltage between the ground pins must not exceed 200 mV.

The $\overline{\text{PORST}}$ signal must be activated at latest before any power supply voltage falls below the levels shown on the figure below. In this case, only the memory row of the Flash memory that was target of a write at the moment of the power loss will contain unreliable content. Additionally, the $\overline{\text{PORST}}$ signal should be activated as soon as possible. The sooner the $\overline{\text{PORST}}$ signal is activated, the less time the system operates outside of the normal operating power supply range.




Figure 30 Power Down / Power Loss Sequence

4.3.4 Power, Pad and Reset Timing

Table 21 Power, Pad and Reset Timing Parameters

Parameter	Symbol		Limit Values		Unit
			Min.	Max.	
Min. V_{DDP} voltage to ensure defined pad states ¹⁾	V_{DDPPA}	CC	0.6	–	V
Oscillator start-up time ²⁾	t_{OSCS}	CC	–	10	ms
Minimum \overline{PORST} active time after power supplies are stable at operating levels	t_{POA}	SR	10	–	ms
\overline{HDRST} pulse width	t_{HD}	CC	1024 clock cycles ³⁾⁶⁾	–	f_{SYS}
\overline{PORST} rise time	t_{POR}	SR	–	50	ms
Setup time to \overline{PORST} rising edge ⁴⁾	t_{POS}	SR	0	–	ns
Hold time from \overline{PORST} rising edge ⁴⁾	t_{POH}	SR	100	–	ns
Setup time to \overline{HDRST} rising edge ⁵⁾	t_{HDS}	SR	0	–	ns
Hold time from \overline{HDRST} rising edge ⁵⁾	t_{HDH}	SR	100 + ($2 \times 1/f_{SYS}$) ⁶⁾	–	ns
Ports inactive after \overline{PORST} reset active ^{7) 8)}	t_{PIP}	CC	–	150	ns
Ports inactive after \overline{HDRST} reset active	t_{PI}	CC	–	150 + $5 \times 1/f_{SYS}$	ns
Minimum V_{DDP} \overline{PORST} activation threshold. ⁹⁾	$V_{PORST3.3}$	SR	–	2.9	V
Minimum V_{DD} \overline{PORST} activation threshold. ⁹⁾	$V_{PORST1.5}$	SR	–	1.32	V
Power on Reset Boot Time ¹⁰⁾	t_{BP}	CC	–	2	ms
Hardware/Software Reset Boot Time at $f_{CPU}=130\text{MHz}$ ¹¹⁾¹²⁾	t_B	CC	175	400	μs

1) This parameter is valid under assumption that \overline{PORST} signal is constantly at low level during the power-up/power-down of the V_{DDP} .

2) t_{OSCS} is defined from the moment when $V_{DDOSC3} = 3.13\text{ V}$ until the oscillations reach an amplitude at XTAL1 of $0,3 \times V_{DDOSC3}$. This parameter is verified by device characterization. The external oscillator circuitry must be optimized by the customer and checked for negative resistance as recommended and specified by crystal suppliers.

Advance Information

Electrical Parameters

- 3) Any $\overline{\text{HDRST}}$ activation is internally prolonged to 1024 FPI bus clock (f_{SYS}) cycles.
- 4) Applicable for input pins $\overline{\text{TESTMODE}}$, $\overline{\text{TRST}}$, $\overline{\text{BRKIN}}$, and $\overline{\text{TXD1A}}$ with noise suppression filter of $\overline{\text{PORST}}$ switched-on ($\text{BYPASS} = 0$).
- 5) The setup/hold values are applicable for Port 0 and Port 10 input pins with noise suppression filter of $\overline{\text{HDRST}}$ switched-on ($\text{BYPASS} = 0$), independently whether $\overline{\text{HDRST}}$ is used as input or output.
- 6) $f_{\text{SYS}} = f_{\text{CPU}} / 2$
- 7) Not subject to production test, verified by design / characterization.
- 8) This parameter includes the delay of the analog spike filter in the $\overline{\text{PORST}}$ pad.
- 9) In case of power loss during internal flash write, prevents Flash write to random address.
- 10) The duration of the boot-time is defined between the rising edge of the $\overline{\text{PORST}}$ and the moment when the first user instruction has entered the CPU and its processing starts.
- 11) The maximum frequency depends on the derivative used. See [Table 1](#).
- 12) The duration of the boot time is defined between the following events:
 1. Hardware reset: the falling edge of a short $\overline{\text{HDRST}}$ pulse and the moment when the first user instruction has entered the CPU and its processing starts, if the $\overline{\text{HDRST}}$ pulse is shorter than $1024 \times T_{\text{SYS}}$.
If the $\overline{\text{HDRST}}$ pulse is longer than $1024 \times T_{\text{SYS}}$, only the time beyond the $1024 \times T_{\text{SYS}}$ should be added to the boot time ($\overline{\text{HDRST}}$ falling edge to first user instruction).
 2. Software reset: the moment of starting the software reset and the moment when the first user instruction has entered the CPU and its processing starts




Figure 31 Power, Pad and Reset Timing

4.3.5 Phase Locked Loop (PLL)

Note: All PLL characteristics defined on this and the next page are verified by design characterization.

Table 22 PLL Parameters (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit
		Min.	Max.	
Accumulated jitter	D_P	See Figure 32		–
VCO frequency range	f_{VCO}	400	500	MHz
		500	600	MHz
		600	700	MHz
PLL base frequency ¹⁾	$f_{PLLBASE}$	140	320	MHz
		150	400	MHz
		200	480	MHz
PLL lock-in time	t_L	–	200	μ s

1) The CPU base frequency which is selected after reset is calculated by dividing the limit values by 16 (this is the K factor after reset).

Phase Locked Loop Operation

When PLL operation is enabled and configured, the PLL clock f_{VCO} (and with it the CPU clock f_{CPU}) is constantly adjusted to the selected frequency. The relation between f_{VCO} and f_{SYS} is defined by: $f_{VCO} = K \times f_{CPU}$. The PLL causes a jitter of f_{CPU} and affects the clock outputs BFCLKO, TRCLK, and SYSCLK (P1.12) which are derived from the PLL clock f_{VCO} .

There will be defined two formulas that define the (absolute) approximate maximum value of jitter D_P in ns dependent on the K-factor, the CPU clock frequency f_{CPU} in MHz, and the number P of consecutive f_{CPU} clock periods.

$$P \times K < 385 \quad D_p[\text{ns}] = \frac{7000 \times P}{f_{cpu}^2[\text{MHz}] \times K} + 0,535 \quad (1)$$

$$P \times K \geq 385 \quad D_p[\text{ns}] = \frac{2700000}{f_{cpu}^2[\text{MHz}] \times K^2} + 0,535 \quad (2)$$

Note: The frequency of system clock f_{SYS} can be selected to be either f_{CPU} or $f_{CPU} / 2$.

With rising number P of clock cycles the maximum jitter increases linearly up to a value of P that is defined by the K-factor of the PLL. Beyond this value of P the maximum

Advance Information

Electrical Parameters

accumulated jitter remains at a constant value. Further, a lower CPU clock frequency f_{CPU} results in a higher absolute maximum jitter value.

Figure 32 gives the jitter curves for several K / f_{CPU} combinations.




Figure 32 **Approximated Maximum Accumulated PLL Jitter for Typical CPU Clock Frequencies f_{CPU} (overview)**




Figure 33 Approximated Maximum Accumulated PLL Jitter for Typical CPU Clock Frequencies f_{CPU} (detail)

Note: The specified PLL jitter values are valid if the capacitive load at the External Bus Unit (EBU) is limited to $C_L = 20 \text{ pF}$.

Note: The maximum peak-to-peak noise on the Core Supply Voltage (measured between V_{DD} at pin E23 and V_{SS} at pin D23, or adjacent supply pairs) is limited to a peak-to-peak voltage of $V_{PP} = 30 \text{ mV}$. This condition can be achieved by appropriate blocking of the Core Supply Voltage as near as possible to the supply pins and using PCB supply and ground planes.

4.3.6 BFCLKO Output Clock Timing

$V_{SS} = 0\text{ V}; V_{DD} = 1.5\text{ V} \pm 5\%; V_{DDEBU} = 2.5\text{ V} \pm 5\%$ and $3.3\text{ V} \pm 5\%;$
 $T_A = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}; C_L = 35\text{ pF}$

Table 23 BFCLKO Output Clock Timing Parameters¹⁾

Parameter	Symbol		Limit Values			Unit	Note / Test Condition
			Min.	Typ.	Max.		
BFCLKO clock period	t_{BFCLKO}	CC	13.33 ²⁾	–	–	ns	–
BFCLKO high time	t_5	CC	3	–	–	ns	–
BFCLKO low time	t_6	CC	3	–	–	ns	–
BFCLKO rise time	t_7	CC	–	–	3	ns	–
BFCLKO fall time	t_8	CC	–	–	3	ns	–
BFCLKO duty cycle $t_5/(t_5 + t_6)^{3)}$	DC24	CC	45	50	55	%	divider of 2, 4, ... ⁴⁾
BFCLKO duty cycle $t_5/(t_5 + t_6)^{3)}$	DC3	CC	30	33.33	36	%	divider of 3 ⁴⁾
BFCLKO high time reduction ⁵⁾	dt_5	CC	–	–	1.1	ns	$C_L = 20\text{pF}$

- 1) Not subject to production test, verified by design/characterization.
- 2) The PLL jitter characteristics add to this value according to the application settings. See the PLL jitter parameters.
- 3) The PLL jitter is not included in this parameter. If the BFCLKO frequency is equal to f_{CPU} , the K-divider setting determines the duty cycle.
- 4) The division ratio between LMB and BFCLKO frequency is set by EBU_BFCON.EXTCLOCK.
- 5) Due to asymmetry of the delays and slopes of the rising and falling edge of the pad. The influence of the PLL jitter is included in this parameter. This parameter should be applied taking the typical value of the duty cycle into account, not the minimum or maximum value.




Figure 34 BFCLKO Output Clock Timing

BFCLK timing and PLL jitter

The BFCLK timing is important for calculating the timing of an external flash memory. In principle BFCLK timing can be derived from the PLL jitter formulas. In case of only EBU synchronous read access to the flash device the worst case jitter is partially lower.

For **one** BFCLK with a cycle time of 13,33 ns the maximum jitter is

$$t_{jpp} = | +/- 620 \text{ ps} |$$


For **two** BFCLKs with an accumulated cycle time of 26,66ns the maximum jitter is

$$t_{jpac} = | +/- 660 \text{ ps} |$$

4.3.7 Debug Trace Timing

$V_{SS} = 0\text{ V}$; $V_{DDP} = 3.13\text{ to }3.47\text{ V}$ (Class A); $T_A = -40\text{ °C to }+125\text{ °C}$;
 $C_L(\text{TRCLK}) = 25\text{ pF}$; $C_L(\text{TR}[15:0]) = 50\text{ pF}$;

Table 24 Debug Trace Timing Parameter¹⁾

Parameter	Symbol	Limit Values		Unit
		Min.	Max.	
TR[15:0] new state from TRCLK 	t_9 CC	-1	4	ns

1) Not subject to production test, verified by design/characterization.




Figure 35 Debug Trace Timing

4.3.8 JTAG Interface Timing

Operating Conditions Apply, $C_L = 50 \text{ pF}$

Table 4-1 TCK Clock Timing Parameter

Parameter	Symbol		Limit Values		Unit
			Min.	Max.	
TCK clock period ¹⁾	t_{TCK}	SR	25	–	ns
TCK high time	t_1	SR	10	–	ns
TCK low time	t_2	SR	10	–	ns
TCK clock rise time	t_3	SR	–	4	ns
TCK clock fall time	t_4	SR	–	4	ns

1) f_{TCK} should be lower or equal to f_{SYS} .





Figure 4-1 TCK Clock Timing

Table 4-2 JTAG Timing Parameters¹⁾

Parameter	Symbol	Limit Values		Unit	Test Conditions / Remarks
		Min.	Max.		
TMS setup to TCK ↗	t_1 SR	6.0	–	ns	–
TMS hold to TCK ↘	t_2 SR	6.0	–	ns	–
TDI setup to TCK ↗	t_1 SR	6.0	–	ns	–
TDI hold to TCK ↘	t_2 SR	6.0	–	ns	–
TDO valid output from TCK ↘ ²⁾	t_3 CC	–	13	ns	$C_L = 50$ pF
	t_3 CC	3.0	–	ns	$C_L = 20$ pF
TDO high impedandce to valid output from TCK ↘ ²⁾	t_4 CC	–	14	ns	$C_L = 50$ pF
TDO valid output to high impedance from TCK ↘ ²⁾	t_5 CC	–	13.5	ns	$C_L = 50$ pF

1) f_{TCK} should be lower or equal to f_{SYS} .

2) The falling edge on TCK is used to capture the TDO timing.


Figure 4-2 JTAG Timing

Note: The JTAG module is fully compliant with IEEE1149.1-2000 with JTAG clock at 20 MHz. The JTAG clock at 40 MHz is possible with the modified timing diagram shown in [Figure 4-2](#). Low and High levels are considered to be reached at 30% and $70\% \times V_{DDP}$.

4.3.9 EBU Demultiplexed Timing

$V_{SS} = 0\text{ V}; V_{DD} = 1.5\text{ V} \pm 5\%; V_{DDEBU} = 2.5\text{ V} \pm 5\%$ and $3.3\text{ V} \pm 5\%$, Class B pins;
 $T_A = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}; C_L = 35\text{ pF};$

Table 25 EBU Demultiplexed Timing Parameters¹⁾

Parameter ²⁾	Symbol		Limit Values		Unit
			Min.	Max.	
Output delay from BFCLKO ↗	t_{10}	CC	0	5	ns
$\overline{\text{RD}}$ active/inactive after BFCLKO ↗	t_{12}	CC	0	3	ns
Data setup to BFCLKO ↗	t_{13}	SR	8.5	–	ns
Data hold from BFCLKO ↗	t_{14}	SR	0	–	ns
$\overline{\text{WAIT}}$ setup (low or high) to BFCLKO ↗	t_{15}	SR	3	–	ns
$\overline{\text{WAIT}}$ hold (low or high) from BFCLKO ↗	t_{16}	SR	2	–	ns
Data hold after $\overline{\text{RD}}/\overline{\text{WR}}$ ↗	t_{17}	SR	0	–	ns

1) Not subject to production test, verified by design/characterization.

2) All parameters except t_{17} are valid for $\text{BFCON.EXTCLOCK} = 00_{\text{B}}$.

4.3.9.1 Demultiplexed Read Timing




Figure 36 EBU Demultiplexed Read Timing

4.3.9.2 Demultiplexed Write Timing




Figure 37 EBU Demultiplexed Write Timing

4.3.10 EBU Burst Mode Read Timing

$V_{SS} = 0 \text{ V}; V_{DD} = 1.5 \text{ V} \pm 5\%; V_{DDEBU} = 2.5 \text{ V} \pm 5\% \text{ and } 3.3 \text{ V} \pm 5\%$, Class B pins;
 $T_A = -40 \text{ }^\circ\text{C to } +125 \text{ }^\circ\text{C}; C_L = 35 \text{ pF};$

Table 26 EBU Burst Mode Read Timing Parameters¹⁾

Parameter	Symbol	Limit Values		Unit
		Min.	Max.	
Output delay from BFCLKO \nearrow	t_{10} CC	0	5	ns
$\overline{\text{RD}}$ active/inactive after BFCLKO \nearrow	t_{12} CC	0	3	ns
$\overline{\text{CSx}}$ output delay from BFCLKO \nearrow	t_{21} CC	0	4	ns
$\overline{\text{ADV/BAA}}$ active/inactive after BFCLKO \nearrow ²⁾	t_{22} CC	0	4	ns
Data setup to BFCLKI \nearrow	t_{23} SR	3	–	ns
Data hold from BFCLKI \nearrow	t_{24} SR	0	–	ns
$\overline{\text{WAIT}}$ setup (low or high) to BFCLKI \nearrow	t_{25} SR	3	–	ns
$\overline{\text{WAIT}}$ hold (low or high) from BFCLKI \nearrow	t_{26} SR	2	–	ns

1) Not subject to production test, verified by design/characterization.

2) This parameter is valid for BFCON.EBSE0 = 1 (or BFCON.EBSE1 = 1). Note that t_{22} is increased by: $1/2$ of the LMB bus clock period $T_{\text{CPU}} = 1/f_{\text{CPU}}$ when BFCON.EBSE0 = 0 (or BFCON.EBSE1 = 0).




Figure 38 EBU Burst Mode Read Timing

4.3.11 EBU Arbitration Signal Timing

$V_{SS} = 0\text{ V}; V_{DD} = 1.5\text{ V} \pm 5\%; V_{DDEBU} = 2.5\text{ V} \pm 5\%$ and $3.3\text{ V} \pm 5\%$, Class B pins;
 $T_A = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}; C_L = 35\text{ pF};$

Table 27 EBU Arbitration Signal Timing Parameters¹⁾

Parameter	Symbol	Limit Values		Unit
		Min.	Max.	
Output delay from CLKOUT ↗	t_{27} CC	–	3	ns
Data setup to CLKOUT ↘	t_{28} SR	8	–	ns
Data hold from CLKOUT ↘	t_{29} SR	2	–	ns

1) Not subject to production test, verified by design/characterization.




Figure 39 EBU Arbitration Signal Timing

4.3.12 Peripheral Timings

Note: Peripheral timing parameters are not subject to production test. They are verified by design/characterization.

4.3.12.1 Micro Link Interface (MLI) Timing

Table 28 MLI Timing Parameters (Operating Conditions apply), $C_L = 50$ pF

Parameter	Symbol		Limit Values		Unit
			Min.	Max.	
TCLK clock period ¹⁾²⁾	t_{30}	CC	2 ³⁾	–	$1/f_{SYS}$
RCLK clock period	t_{31}	SR	1	–	$1/f_{SYS}$
MLI outputs delay from TCLK rising edge	t_{35}	CC	0	8	ns
MLI inputs setup to RCLK falling edge	t_{36}	SR	4	–	ns
MLI inputs hold to RCLK falling edge	t_{37}	SR	4	–	ns
RREADY output delay from RCLK falling edge	t_{38}	CC	0	8	ns

1) TCLK signal rise/fall times are the same as the A2 Pads rise/fall times.

2) TCLK high and low times can be minimum $1 \times T_{MLI}$.

3) $T_{MLImin} = T_{SYS} = 1/f_{SYS}$. When $f_{SYS} = 65$ MHz, $t_{30} = 30,77$ ns.

The maximum frequencies f_{CPU} (and $f_{SYS} = f_{CPU}/2$) depend on the derivative used. See [Table 1](#).




Figure 40 MLI Interface Timing

Note: The generation of RREADYx is in the input clock domain of the receiver. The reception of TREADYx is asynchronous to TCLKx.

4.3.12.2 Micro Second Channel (MSC) Interface Timing

Table 29 MSC Interface Timing (Operating Conditions apply), $C_L = 50 \text{ pF}$

Parameter	Symbol	Limit Values		Unit
		Min.	Max.	
FCLP clock period ¹⁾²⁾	t_{40} CC	$2 \times T_{MSC}$ ³⁾	–	ns
SOP/ENx outputs delay from FCLP \nearrow	t_{45} CC	-10	10	ns
SDI bit time	t_{46} SR	$8 \times T_{MSC}$	–	ns
SDI rise time	t_{48} SR		100	ns
SDI fall time	t_{49} SR		100	ns

- 1) FCLP signal rise/fall times are the same as the A2 Pads rise/fall times.
- 2) FCLP signal high and low can be minimum $1 \times T_{MSC}$.
- 3) $T_{MSCmin} = T_{SYS} = 1/f_{SYS}$. When $f_{SYS} = 65 \text{ MHz}$, $t_{40} = 30,77 \text{ ns}$.
The maximum frequencies f_{CPU} (and $f_{SYS} = f_{CPU} / 2$) depend on the derivative used. See [Table 1](#).




Figure 41 MSC Interface Timing

Note: The data at SOP should be sampled with the falling edge of FCLP in the target device.

4.3.12.3 Synchronous Serial Channel (SSC) Master Mode Timing

Table 30 SSC Master Mode Timing (Operating Conditions apply), $C_L = 50$ pF

Parameter	Symbol	Limit Values		Unit
		Min.	Max.	
SCLK clock period ¹⁾²⁾	t_{50} CC	$2 \times T_{SSC}^{3)}$	–	ns
MTSR/SLSOx delay from SCLK ↗	t_{51} CC	0	8	ns
MRST setup to SCLK ↘	t_{52} SR	10	–	ns
MRST hold from SCLK ↘	t_{53} SR	5	–	ns

- 1) SCLK signal rise/fall times are the same as the A2 Pads rise/fall times.
- 2) SCLK signal high and low times can be minimum $1 \times T_{SSC}$.
- 3) $T_{SSCmin} = T_{SYS} = 1/f_{SYS}$. When $f_{SYS} = 65$ MHz, $t_{50} = 30,77$ ns.
The maximum frequencies f_{CPU} (and $f_{SYS} = f_{CPU}/2$) depend on the derivative used. See [Table 1](#).




Figure 42 SSC Master Mode Timing

5 Package and Reliability

5.1 Package Parameters (P-BGA-416-4)

Table 31 Thermal Characteristics of the Package

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Thermal resistance junction case top ¹⁾	R_{TJCT} CC	–	8	K/W	–
Thermal resistance junction case bottom ¹⁾	R_{TJCB} CC	–	15	K/W	–

1) The top and bottom thermal resistances between the case and the ambient (R_{TCAT} , R_{TCAB}) are to be combined with the thermal resistances between the junction and the case given above (R_{TJCT} , R_{TJCB}), in order to calculate the total thermal resistance between the junction and the ambient (R_{TJA}). The thermal resistances between the case and the ambient (R_{TCAT} , R_{TCAB}) depend on the external system (PCB, case) characteristics, and are under user responsibility.

The junction temperature can be calculated using the following equation: $T_J = T_A + R_{TJA} \times P_D$, where the R_{TJA} is the total thermal resistance between the junction and the ambient. This total junction ambient resistance R_{TJA} can be obtained from the upper four partial thermal resistances.

5.2 Package Outline




Figure 43 P-BGA-416-4, Plastic Low Profile Pitch Ball Grid Array

You can find our packages, sorts of packing and others in our Infineon Internet Web Site.

5.3 Flash Memory Parameters

The data retention time of the TC1792's Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed.

Table 32 Flash Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Program Flash Retention Time, Physical Sector ^{1) 2)}	t_{RET}	20	–	years	Max. 1000 erase/program cycles
Program Flash Retention Time Logical Sector ^{1) 2)}	t_{RETL}	20	–	years	Max. 100 erase/program cycles
Data Flash Endurance per 32 KB Sector	N_E	15 000	–	cycles	Data retention time 5 years
Data Flash Endurance, EEPROM Emulation (4 × 16 KB)	N_{E8}	60 000	–	cycles	Data retention time 5 years
Programming Time per Page ³⁾	t_{PR}	–	5	ms	
Program Flash Erase Time per 256-KB Sector	t_{ERP}	–	5.25	s	$f_{CPU} = 130 \text{ MHz}$ ⁴⁾
Data Flash Erase Time per 32-KB Sector	t_{ERD}	–	2.6	s	
Wake-up time	t_{WU}	$4300 \times 1/f_{CPU} + 40\mu\text{s}$			

1) Storage and inactive time included.

2) At average weighted junction temperature $T_J=100^\circ\text{C}$, or the retention time at average weighted temperature of $T_J=110^\circ\text{C}$ is minimum 10 years, or the retention time at average weighted temperature of $T_J=150^\circ\text{C}$ is minimum 0.7 years.

3) In case the Program Verify feature detects weak bits, these bits will be programmed once more. The reprogramming takes additional 5 ms.

4) The maximum frequency depends on the derivative used. See [Table 1](#).

5.4 Quality Declarations

Table 33 Quality Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Operation Lifetime ^{1) 2)}	t_{OP}	–	24000	hours	at average weighted junction temperature $T_j=127^{\circ}C$
		–	66000	hours	at average weighted junction temperature $T_j=100^{\circ}C$
		–	20	years	at average weighted junction temperature $T_j=85^{\circ}C$
ESD susceptibility according to Human Body Model (HBM)	V_{HBM}	–	2000	V	Conforming to EIA/JESD22-A114-B
ESD susceptibility of the LVDS pins	V_{HBM1}	–	500	V	
ESD susceptibility according to Charged Device Model (CDM)	V_{CDM}	–	500	V	Conforming to JESD22-C101-C
Moisture Sensitivity Level (MSL)	–	–	3	–	Conforming to Jedec J-STD-020C for $240^{\circ}C$

1) This lifetime refers only to the time when the device is powered on.

2) One example of a detailed temperature profile is:

2000 hours at $T_j = 150^{\circ}C$

16000 hours at $T_j = 125^{\circ}C$

6000 hours at $T_j = 110^{\circ}C$

This example is equivalent to the operation lifetime and average temperatures given in the table.

Note: Information about soldering can be found on the “package” information page under: <http://www.infineon.com/products>.

www.infineon.com

Published by Infineon Technologies AG